EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

5FV50-FREQ/HBW1-N/N

Description
Cavity BPF, 5 Section(s) Min, 5 Section(s) Max, 500MHz Min, 2000MHz Max
CategoryAnalog mixed-signal IC    filter   
File Size549KB,12 Pages
ManufacturerDover Corporation
Download Datasheet Parametric View All

5FV50-FREQ/HBW1-N/N Overview

Cavity BPF, 5 Section(s) Min, 5 Section(s) Max, 500MHz Min, 2000MHz Max

5FV50-FREQ/HBW1-N/N Parametric

Parameter NameAttribute value
MakerDover Corporation
Reach Compliance Codeunknown
Other featuresHALF DB BANDWIDTH
filter typeCAVITY BPF
maximum frequency2000 MHz
minimum frequency500 MHz
input connectorN FEMALE
Input/output impedance50 OHM
Manufacturer's serial numberFV50
Installation typePANEL MOUNT
Number of partitions-max5
Number of partitions - minimum5
Maximum operating temperature85 °C
Minimum operating temperature-55 °C
Output connectorN FEMALE
voltage standing wave ratio1.5
Base Number Matches1
Spring thunder sounds, and everything starts to grow.
The Waking of Insects has arrived! The pace of spring cannot be stopped! Waiting for the flowers to bloom...
okhxyyo Talking
The modelsim simulation of the shift-add multiplier written in vhdl does not meet expectations
The modelsim simulation of the shift-add multiplier written in vhdl does not meet expectations. I can't find the problem myself, and hope to get your advice Original code LIBRARY IEEE; USE IEEE.STD_LO...
洽洽香瓜子 FPGA/CPLD
ESP32 is set as AP. After the client disconnects from WIFI and then reconnects to WIFI, the client socket cannot connect
When testing the ESP32 micropython network application, I found a problem: ESP32 is set as AP, and ESP32 is used as the server. The mobile phone is connected to ESP32 normally, and the mobile phone is...
yanruiqi5678 MicroPython Open Source section
Causes of Current Noise in Audio Amplifiers
[size=4][color=#252525]Many audio engineers are often troubled by the "electrical noise" of the amplifier. Most people think that the electric noise is caused by poor grounding, so they try to ground ...
fish001 Analogue and Mixed Signal
Research on control strategy of current source three-phase five-level converter topology
Study on control strategy of current source three-phase five-level converter topology.wps...
fighting Industrial Control Electronics
How does Anlu FPGA output the clock to ordinary IO?
Now I want to output the clock generated by the PLL IP core to a normal IO pin using the ODDR primitive, but the compiler software shows missing file!!!This is the IP core that used the PLL of Xilinx ...
1nnocent Domestic Chip Exchange

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号