74LV86DB datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> 74LV86DB

74LV86DB: DescriptionQuad 2-input EXCLUSIVE-OR gate; Categorylogic logic; File Size108KB，10 Pages; ManufacturerPhilips Semiconductors (NXP Semiconductors N.V.); Websitehttps://www.nxp.com/; Environmental Compliance

Download Datasheet Parametric Compare View All

74LV86DB Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	74LV86DB	-	-	View	Buy Now

74LV86DB Overview

Quad 2-input EXCLUSIVE-OR gate

74LV86DB Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	Philips Semiconductors (NXP Semiconductors N.V.)
package instruction	SSOP, SSOP14,.3
Reach Compliance Code	unknow
JESD-30 code	R-PDSO-G14
Load capacitance (CL)	50 pF
Logic integrated circuit type	XOR GATE
MaximumI(ol)	0.016 A
Number of terminals	14
Maximum operating temperature	125 °C
Minimum operating temperature	-40 °C
Package body material	PLASTIC/EPOXY
encapsulated code	SSOP
Encapsulate equivalent code	SSOP14,.3
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, SHRINK PITCH
power supply	3.3 V
Prop。Delay @ Nom-Su	24 ns
Certification status	Not Qualified
Schmitt trigger	NO
Nominal supply voltage (Vsup)	3.3 V
surface mount	YES
technology	CMOS
Temperature level	AUTOMOTIVE
Terminal form	GULL WING
Terminal pitch	0.635 mm
Terminal location	DUAL

74LV86DB Related Products

	74LV86DB	74LV86D	74LV86	74LV86N	74LV86PWDH	74LV86PW	LV86
Description	Quad 2-input EXCLUSIVE-OR gate	Quad 2-input EXCLUSIVE-OR gate	Quad 2-input EXCLUSIVE-OR gate	Quad 2-input EXCLUSIVE-OR gate	Quad 2-input EXCLUSIVE-OR gate	Quad 2-input EXCLUSIVE-OR gate	Quad 2-input EXCLUSIVE-OR gate
Is it Rohs certified?	conform to	conform to	-	conform to	-	conform to	-
Maker	Philips Semiconductors (NXP Semiconductors N.V.)	Philips Semiconductors (NXP Semiconductors N.V.)	-	Philips Semiconductors (NXP Semiconductors N.V.)	-	Philips Semiconductors (NXP Semiconductors N.V.)	-
package instruction	SSOP, SSOP14,.3	SOP, SOP14,.25	-	DIP, DIP14,.3	-	TSSOP, TSSOP14,.25	-
Reach Compliance Code	unknow	unknow	-	unknow	-	unknow	-
JESD-30 code	R-PDSO-G14	R-PDSO-G14	-	R-PDIP-T14	-	R-PDSO-G14	-
Load capacitance (CL)	50 pF	50 pF	-	50 pF	-	50 pF	-
Logic integrated circuit type	XOR GATE	XOR GATE	-	XOR GATE	-	XOR GATE	-
MaximumI(ol)	0.016 A	0.016 A	-	0.016 A	-	0.016 A	-
Number of terminals	14	14	-	14	-	14	-
Maximum operating temperature	125 °C	125 °C	-	125 °C	-	125 °C	-
Minimum operating temperature	-40 °C	-40 °C	-	-40 °C	-	-40 °C	-
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	-	PLASTIC/EPOXY	-	PLASTIC/EPOXY	-
encapsulated code	SSOP	SOP	-	DIP	-	TSSOP	-
Encapsulate equivalent code	SSOP14,.3	SOP14,.25	-	DIP14,.3	-	TSSOP14,.25	-
Package shape	RECTANGULAR	RECTANGULAR	-	RECTANGULAR	-	RECTANGULAR	-
Package form	SMALL OUTLINE, SHRINK PITCH	SMALL OUTLINE	-	IN-LINE	-	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	-
power supply	3.3 V	3.3 V	-	3.3 V	-	3.3 V	-
Prop。Delay @ Nom-Su	24 ns	24 ns	-	24 ns	-	24 ns	-
Certification status	Not Qualified	Not Qualified	-	Not Qualified	-	Not Qualified	-
Schmitt trigger	NO	NO	-	NO	-	NO	-
Nominal supply voltage (Vsup)	3.3 V	3.3 V	-	3.3 V	-	3.3 V	-
surface mount	YES	YES	-	NO	-	YES	-
technology	CMOS	CMOS	-	CMOS	-	CMOS	-
Temperature level	AUTOMOTIVE	AUTOMOTIVE	-	AUTOMOTIVE	-	AUTOMOTIVE	-
Terminal form	GULL WING	GULL WING	-	THROUGH-HOLE	-	GULL WING	-
Terminal pitch	0.635 mm	1.27 mm	-	2.54 mm	-	0.635 mm	-
Terminal location	DUAL	DUAL	-	DUAL	-	DUAL	-

Recommended Resources

Overview of 3.7v lithium battery protection board

Agricultural spraying and insecticide control circuit

Infrared transmitter circuit

Charger circuit diagram that automatically stops charging

Light controlled fish tank flashing lights

Improved single-stage PFC conversion circuit

Several classic FPGA verification books: SystemVerilog is a hardware description and verification language (HDVL). It is based on the IEEE1364-2001 Verilog hardware description language (HDL) and has been extended to include C language data ...; arui1999 Download Centre

Solution to the problem that the zigbee terminal cannot reconnect: 1. Reasons for Zigbee reconnection(1) Zigbee disconnects due to poor signal quality caused by interference from various reasons.(2) The coordinator restarts. 2. Processing of Zigbee terminal reconnect...; Aguilera RF/Wirelessly

FPGA learning experience - matrix keyboard: ...; 至芯科技FPGA大牛 FPGA/CPLD

Welcome the moderator "天意无罪" to take office~~: I'm glad that another netizen has joined the EEWorld moderator team~Here is the new moderator information: Username: God is innocent Responsible section: Comprehensive technical exchange Personal intr...; okhxyyo Integrated technical exchanges

Development of Ultrasonic Distance Meter for Parking: Abstract: This paper discusses the basic principle, measurement calculation method and implementation scheme of the ultrasonic rangefinder for parking developed by single-chip microcomputer technology...; canglanghuang Automotive Electronics

Task stack overflow detection mechanism in FreeRTOS: In FreeRTOS, each task has its own stack, the size of which is determined by the function parameters of the xTaskCreate function when the task is created.However, when the stack space used by a task e...; MamoYU Real-time operating system RTOS

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components