UPC2912T-E1-AY datasheet, PDF - EEWORLD Datasheet

UPC2912T-E1-AY: DescriptionFixed Positive LDO Regulator, 12V, 1V Dropout, BIPolar, PSSO2, LEAD FREE, SC-63, 3 PIN; CategoryPower/power management The power supply circuit; File Size343KB，21 Pages; ManufacturerNEC Electronics

Download Datasheet Parametric View All

UPC2912T-E1-AY Overview

Fixed Positive LDO Regulator, 12V, 1V Dropout, BIPolar, PSSO2, LEAD FREE, SC-63, 3 PIN

Parameter Name	Attribute value
package instruction	LEAD FREE, SC-63, 3 PIN
Reach Compliance Code	unknown
Maximum drop-back voltage 1	1 V
Maximum input voltage	18 V
Minimum input voltage	13 V
JESD-30 code	R-PSSO-G2
JESD-609 code	e3
length	6.5 mm
Number of functions	1
Number of terminals	2
Working temperatureTJ-Max	125 °C
Working temperature TJ-Min	-30 °C
Maximum output current 1	0.5 A
Maximum output voltage 1	12.6 V
Minimum output voltage 1	11.4 V
Nominal output voltage 1	12 V
Package body material	PLASTIC/EPOXY
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
Certification status	Not Qualified
Regulator type	FIXED POSITIVE SINGLE OUTPUT LDO REGULATOR
Maximum seat height	2.8 mm
surface mount	YES
technology	BIPOLAR
Terminal surface	TIN
Terminal form	GULL WING
Terminal pitch	2.3 mm
Terminal location	SINGLE
width	5.5 mm
Base Number Matches	1

Do you know the eight important knowledge points of FPGA design?: 1. Balance and exchange between area and speed The area here refers to the amount of logic resources consumed by a design in the FPGA/CPLD . For FPGA, it can be measured by the consumed FF (flip-flop)...; xyd18025265652 FPGA/CPLD

MSP430F5529 uses DMA to receive serial port data and respond: #include "msp430.h"#define CPU ((double)4000000)#define delay_ms(x) __delay_cycles((long)(CPU*(double)x/1000.0))#define delay_us(x) __delay_cycles((long)(CPU*(double)x/1000000.0))#define TX_Num 10 //S...; 天人合 Microcontroller MCU

Insurance issues: At the beginning, when I paid the insurance, I checked on my mobile phone and it said that I could receive more than 3,800 yuan per month when I retired.But after June, it seems that the national insu...; chenbingjy Talking

Typical application diagram from the DS125DF1610 product data sheet: In the design of high-speed signal circuits, signal conditioning products are widely used. Among them, retimer products involve register configuration, so their use is relatively complicated. This art...; 灞波儿奔 DSP and ARM Processors

pyESP32 Design Files: The design files of the pyESP32 board have been shared on github for your reference.Key Features:Type-c power supply/charging Lithium battery powered High Efficiency DC Power Conversion With USB to TT...; dcexpert MicroPython Open Source section

How to understand and eliminate the oscillation of the comparator constant value comparison output, as shown in the figure.: Simulation, just a comparator MAX913. The input is a pulse, the high level is 3V, and the comparison point is 2.92V, as shown in the figure below.Red is the input, blue is the comparison point. Green ...; 魔双月壁 Analog electronics

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components