EEWORLDEEWORLDEEWORLD

Part Number

Search

AS7C1026Q-15TC

Description
Standard SRAM, 64KX16, 15ns, CMOS, PDSO44, 10.20 X 18.40 MM, TSOP2-44
Categorystorage    storage   
File Size166KB,10 Pages
ManufacturerALSC [Alliance Semiconductor Corporation]
Download Datasheet Parametric View All

AS7C1026Q-15TC Overview

Standard SRAM, 64KX16, 15ns, CMOS, PDSO44, 10.20 X 18.40 MM, TSOP2-44

AS7C1026Q-15TC Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerALSC [Alliance Semiconductor Corporation]
Parts packaging codeTSOP2
package instructionTSOP2, TSOP44,.46,32
Contacts44
Reach Compliance Codeunknown
ECCN code3A991.B.2.B
Maximum access time15 ns
I/O typeCOMMON
JESD-30 codeR-PDSO-G44
JESD-609 codee0
length18.41 mm
memory density1048576 bit
Memory IC TypeSTANDARD SRAM
memory width16
Number of functions1
Number of terminals44
word count65536 words
character code64000
Operating modeASYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize64KX16
Output characteristics3-STATE
Package body materialPLASTIC/EPOXY
encapsulated codeTSOP2
Encapsulate equivalent codeTSOP44,.46,32
Package shapeRECTANGULAR
Package formSMALL OUTLINE, THIN PROFILE
Parallel/SerialPARALLEL
Peak Reflow Temperature (Celsius)240
power supply5 V
Certification statusNot Qualified
Maximum seat height1.2 mm
Maximum standby current0.000001 A
Minimum standby current2 V
Maximum slew rate0.23 mA
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formGULL WING
Terminal pitch0.8 mm
Terminal locationDUAL
Maximum time at peak reflow temperature30
width10.16 mm
Base Number Matches1
October 2002
®
AS7C1026Q
AS7C31026Q
5V/3.3V 64K X 16 CMOS SRAM
Features
• AS7C1026Q (5V version)
• AS7C31026Q (3.3V version)
• Industrial and commercial versions
• Organization: 65,536 words × 16 bits
• Center power and ground pins for low noise
• High speed
- 12/15/20 ns address access time
- 6, 7, 8 ns output enable access time
• Low power consumption: ACTIVE
- 1.32W (AS7C1026Q) / max @ 12 ns
- 666mW (AS7C31026Q) / max @ 12 ns
• Low power consumption: STANDBY
- 55 mW (AS7C1026Q) / max CMOS I/O
- 36 mW (AS7C31026Q) / max CMOS I/O
• Latest 6T 0.25u CMOS technology
• Easy memory expansion with
CE
,
OE
inputs
• TTL-compatible, three-state I/O
• JEDEC standard packaging
- 44-pin 400 mil SOJ
- 44-pin TSOP 2
- 48-ball 7 × 11 mm BGA
• ESD protection
2000 volts
• Latch-up current
200 mA
Logic block diagram
A0
A2
A3
A4
A5
A6
A7
I/O0–I/O7
I/O8–I/O15
Pin and ball arrangement
44-Pin SOJ (400 mil), TSOP 2
V
CC
Row decoder
A1
0000048
- BGA Ball-Grid-Array Package
A4
A3
A2
A1
A0
CE
I/O0
I/O1
I/O2
I/O3
V
CC
GND
I/O4
I/O5
I/O6
I/O7
WE
A15
A14
A13
A12
NC
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
A5
A6
A7
OE
UB
LB
I/O15
I/O14
I/O13
I/O12
GND
V
CC
I/O11
I/O10
I/O9
I/O8
NC
A8
A9
A10
A11
NC
64K × 16
Array
GND
I/O
buffer
Control circuit
Column decoder
A8
A9
A10
A11
A12
A13
A14
A15
WE
A
B
C
D
E
F
G
H
1
LB
I/O8
I/O9
V
SS
V
DD
I/O14
I/O15
NC
2
OE
UB
I/O10
I/O11
I/O12
I/O13
NC
A8
3
A
0
A3
A5
NC
NC
A14
A12
A9
4
A
1
A4
A6
A7
NC
A15
A13
A10
5
A
2
CE
I/O1
I/O3
I/O4
I/O5
WE
A11
6
NC
I/O0
I/O2
V
DD
V
SS
I/O6
I/O7
NC
UB
OE
LB
CE
Selection guide
-12
Maximum address access time
Maximum output enable access time
Maximum operating current
AS7C1026Q
AS7C31026Q
-15
15
7
230
175
10
5
-20
20
8
220
170
10
5
Unit
ns
ns
mA
mA
mA
mA
12
6
AS7C1026Q
AS7C31026Q
AS7C1026Q
AS7C31026Q
235
180
10
5
Maximum CMOS standby current
10/29/02, v. 0.9.0
Alliance Semiconductor
P. 1 of 10
Copyright © Alliance Semiconductor. All rights reserved.
[Gizwits Gokit3 Review] Device Access-Step 2: Program Porting
1. Write in front After generating the program template according to the steps of creating a new project ( https://en.eeworld.com/bbs/thread-1155807-1-1.html ), the program cannot be used at this time...
annysky2012 Domestic Chip Exchange
The top ten most critical technologies in the 5G field
10. Network Slicing Technology It is to divide the operator's physical network into multiple virtual networks, each of which adapts to different service requirements. Different networks can be divided...
蓝先生 Industrial Control Electronics
Run away with the money? Shenzhen's long-established electronics factory Judian Technology closes down! Why are electronics factories facing increasingly difficult times?
Recently, the Internet went viral that Shenzhen Judian Intelligent Technology, a once established electronics manufacturer in Shenzhen, suddenly went bankrupt. Judian Intelligent, which once had 1,000...
eric_wang Talking
A brief discussion on the construction planning of 5G mobile communication base stations
At the current stage, the global coordinated 5G spectrum of 3400~3600MHz has been used for my country's 5G trials, which also means that my country's 5G development has entered a new stage, and is con...
兰博 RF/Wirelessly
Changes that RF front-ends need to cope with in the 5G era
[i=s]This post was last edited by alan000345 on 2019-6-28 08:56[/i]At the MWC Shanghai Electronics Show two days ago, Lawrence Tao, senior marketing manager of Qorvo, a leading global RF solution prov...
alan000345 RF/Wirelessly
TI C66x DSP Four Memory Protection Issues
1. Memory protection issues when the CPU accesses external memory (DDR3 or MSM);2. Memory protection issues when peripherals (such as SRIO, QM, FFTC, etc.) access external memory;3. The memory protect...
灞波儿奔 Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号