EEWORLDEEWORLDEEWORLD

Part Number

Search

2N6845-JQR-A

Description
Power Field-Effect Transistor, 4A I(D), 100V, 0.69ohm, 1-Element, P-Channel, Silicon, Metal-oxide Semiconductor FET, TO-205AF, HERMETIC SEALED, METAL, TO-39, 3 PIN
CategoryDiscrete semiconductor    The transistor   
File Size37KB,2 Pages
ManufacturerTT Electronics plc
Websitehttp://www.ttelectronics.com/
Download Datasheet Parametric View All

2N6845-JQR-A Overview

Power Field-Effect Transistor, 4A I(D), 100V, 0.69ohm, 1-Element, P-Channel, Silicon, Metal-oxide Semiconductor FET, TO-205AF, HERMETIC SEALED, METAL, TO-39, 3 PIN

2N6845-JQR-A Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
package instructionCYLINDRICAL, O-MBCY-W3
Reach Compliance Codecompliant
ECCN codeEAR99
ConfigurationSINGLE WITH BUILT-IN DIODE
Minimum drain-source breakdown voltage100 V
Maximum drain current (ID)4 A
Maximum drain-source on-resistance0.69 Ω
FET technologyMETAL-OXIDE SEMICONDUCTOR
JEDEC-95 codeTO-205AF
JESD-30 codeO-MBCY-W3
Number of components1
Number of terminals3
Operating modeENHANCEMENT MODE
Maximum operating temperature150 °C
Package body materialMETAL
Package shapeROUND
Package formCYLINDRICAL
Peak Reflow Temperature (Celsius)NOT SPECIFIED
Polarity/channel typeP-CHANNEL
Maximum pulsed drain current (IDM)16 A
Certification statusNot Qualified
surface mountNO
Terminal formWIRE
Terminal locationBOTTOM
Maximum time at peak reflow temperatureNOT SPECIFIED
Transistor component materialsSILICON
Base Number Matches1
2N6845
IRFF9120
MECHANICAL DATA
Dimensions in mm (inches)
8.64 (0.34)
9.40 (0.37)
8.01 (0.315)
9.01 (0.355)
4.06 (0.16)
4.57 (0.18)
P–CHANNEL
ENHANCEMENT MODE
HIGH VOLTAGE
POWER MOSFETS
12.70
(0.500)
min.
0.89 max.
(0.035)
0.41 (0.016)
0.53 (0.021)
dia.
5.08 (0.200)
typ.
V
DSS
I
D(cont)
R
DS(on)
2.54
(0.100)
-100V
-4.0A
0.60Ω
FEATURES
• HERMETICALLY SEALED TO–39 METAL
PACKAGE
• SIMPLE DRIVE REQUIREMENTS
• LIGHTWEIGHT
2
1
0.74 (0.029)
1.14 (0.045)
0.71 (0.028)
0.53 (0.021)
3
45°
• SCREENING OPTIONS AVAILABLE
PIN 3 – Drain
TO–39 (TO-205AF) METAL PACKAGE
PIN1 – Source
PIN 2 – Gate
ABSOLUTE MAXIMUM RATINGS
(T
case
= 25°C unless otherwise stated)
V
GS
I
D
I
D
I
DM
P
D
T
J
, T
stg
T
L
R
θJC
Notes
1) Repetitive Rating – Pulse width limited by maximum junction temperature.
Semelab Plc reserves the right to change test conditions, parameter limits and package dimensions without notice. Information furnished by Semelab is believed
to be both accurate and reliable at the time of going to press. However Semelab assumes no responsibility for any errors or omissions discovered in its use.
Semelab encourages customers to verify that datasheets are current before placing orders.
Gate – Source Voltage
Continuous Drain Current
Continuous Drain Current
Pulsed Drain Current
1
Power Dissipation @ T
case
= 25°C
Linear Derating Factor
Operating and Storage Temperature Range
Package Mounting Surface Temperature (for 5 sec)
Thermal Resistance Junction to Case
(V
GS
= 0 , T
case
= 25°C)
(V
GS
= 0 , T
case
= 100°C)
±20V
-4.0A
-2.6A
-16A
20 W
0.16 W/°C
–55 to 150°C
300°C
6.25°C/W
Semelab plc.
Telephone +44(0)1455 556565. Fax +44(0)1455 552612.
E-mail:
sales@semelab.co.uk
Website:
http://www.semelab.co.uk
Document Number 5748
Issue 2
How to solve the problem that a pin of the HuaDa MCU always outputs a high-level pulse after power-on reset/hardware reset?
Checking the manual of HuaDa MCU, the GPIO pins should be in the mode of "input, output registers are uncertain" after power-on or hardware reset.The following two registers in the manual clearly stat...
白虎姐 Domestic Chip Exchange
【Qinheng RISC-V core CH582】WeChat applet controls lighting
【Foreword】 [Qinheng RISC-V core CH582] BLE lighting https://en.eeworld.com/bbs/thread-1195457-1-1.htmlI used E4A to make a small program for lighting a light, but that small program was a one-way cont...
lugl4313820 Domestic Chip Exchange
RF Antenna Specifications Diagram
GSM/WCDMA/TDSCDMA/LTE/5G NR frame structure,LTE:36_211_TDD_DL_FrameStructure.png5G: NR_Numerology_FrameStructure_u_0__NormalCP_38_211_01.png The meaning and physical relationship of access channels, b...
btty038 RF/Wirelessly
SWD cannot be downloaded, what is the reason? ?
JLink info: ------------ DLL: V6.30h, compiled Mar 16 2018 18:02:51 Firmware: J-Link V9 compiled Mar 2 2018 17:07:57 Hardware: V9.40 S/N: 59425868 Feature(s): RDI, GDB, FlashDL, FlashBP, JFlash, RDDI ...
wdliming stm32/stm8
Waveform selection output
I have three waveform inputs here, triangle wave, sine wave, and rectangular wave, and an external control voltage 0-10V What kind of circuit or IC can select these three waveforms and output them sep...
fangfang120 Analog electronics
Has anyone done any work on sparse matrix decomposition on FPGA?
Has anyone done sparse matrix decomposition on FPGA? I would like to ask for your advice QQ: 1105022747...
andyourself FPGA/CPLD

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号