or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
www.latticesemi.com
1-1
DS1009
Introduction_01.2
Lattice Semiconductor
Introduction
LatticeXP2 Family Data Sheet
Introduction
LatticeXP2 devices combine a Look-up Table (LUT) based FPGA fabric with non-volatile Flash cells in an architec-
ture referred to as flexiFLASH.
The flexiFLASH approach provides benefits including instant-on, infinite reconfigurability, on chip storage with
FlashBAK embedded block memory and Serial TAG memory and design security. The parts also support Live
Update technology with TransFR, 128-bit AES Encryption and Dual-boot technologies.
The LatticeXP2 FPGA fabric was optimized for the new technology from the outset with high performance and low
cost in mind. LatticeXP2 devices include LUT-based logic, distributed and embedded memory, Phase Locked
Loops (PLLs), pre-engineered source synchronous I/O support and enhanced sysDSP blocks.
The ispLEVER
®
design tool from Lattice allows large and complex designs to be efficiently implemented using the
LatticeXP2 family of FPGA devices. Synthesis library support for LatticeXP2 is available for popular logic synthesis
tools. The ispLEVER tool uses the synthesis tool output along with the constraints from its floor planning tools to
place and route the design in the LatticeXP2 device. The ispLEVER tool extracts the timing from the routing and
back-annotates it into the design for timing verification.
Lattice provides many pre-designed Intellectual Property (IP) ispLeverCORE™ modules for the LatticeXP2 family.
By using these IPs as standardized blocks, designers are free to concentrate on the unique aspects of their design,
increasing their productivity.
1-2
LatticeXP2 Family Data Sheet
Architecture
August 2008
Data Sheet DS1009
Architecture Overview
Each LatticeXP2 device contains an array of logic blocks surrounded by Programmable I/O Cells (PIC). Inter-
spersed between the rows of logic blocks are rows of sysMEM™ Embedded Block RAM (EBR) and a row of sys-
DSP™ Digital Signal Processing blocks as shown in Figure 2-1.
On the left and right sides of the Programmable Functional Unit (PFU) array, there are Non-volatile Memory Blocks.
In configuration mode the nonvolatile memory is programmed via the IEEE 1149.1 TAP port or the sysCONFIG™
peripheral port. On power up, the configuration data is transferred from the Non-volatile Memory Blocks to the con-
figuration SRAM. With this technology, expensive external configuration memory is not required, and designs are
secured from unauthorized read-back. This transfer of data from non-volatile memory to configuration SRAM via
wide busses happens in microseconds, providing an “instant-on” capability that allows easy interfacing in many
applications. LatticeXP2 devices can also transfer data from the sysMEM EBR blocks to the Non-volatile Memory
Blocks at user request.
There are two kinds of logic blocks, the PFU and the PFU without RAM (PFF). The PFU contains the building
blocks for logic, arithmetic, RAM and ROM functions. The PFF block contains building blocks for logic, arithmetic
and ROM functions. Both PFU and PFF blocks are optimized for flexibility allowing complex designs to be imple-
mented quickly and efficiently. Logic Blocks are arranged in a two-dimensional array. Only one type of block is used
per row.
LatticeXP2 devices contain one or more rows of sysMEM EBR blocks. sysMEM EBRs are large dedicated 18Kbit
memory blocks. Each sysMEM block can be configured in a variety of depths and widths of RAM or ROM. In addi-
tion, LatticeXP2 devices contain up to two rows of DSP Blocks. Each DSP block has multipliers and adder/accumu-
lators, which are the building blocks for complex signal processing capabilities.
Each PIC block encompasses two PIOs (PIO pairs) with their respective sysIO buffers. The sysIO buffers of the
LatticeXP2 devices are arranged into eight banks, allowing the implementation of a wide variety of I/O standards. In
addition, a separate I/O bank is provided for programming interfaces. PIO pairs on the left and right edges of the
device can be configured as LVDS transmit/receive pairs. The PIC logic also includes pre-engineered support to
aid in the implementation of high speed source synchronous standards such as 7:1 LVDS interfaces, found in many
display applications, and memory interfaces including DDR and DDR2.
Other blocks provided include PLLs and configuration functions. The LatticeXP2 architecture provides up to four
General Purpose PLLs (GPLL) per device. The GPLL blocks are located in the corners of the device.
The configuration block that supports features such as configuration bit-stream de-encryption, transparent updates
and dual boot support is located between banks two and three. Every device in the LatticeXP2 family supports a
sysCONFIG port, muxed with bank seven I/Os, which supports serial device configuration. A JTAG port is provided
between banks two and three.
This family also provides an on-chip oscillator and Soft Error Detect (SED) capability. LatticeXP2 devices use 1.2V
or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
This article records the capture function of the timer1. Can capture square waves of any length, test millisecond and second level capture is no problem
2. A 10s timeout (TIMER_CAP_TIMEOUT) is added t...
In the real world, water quality testing is closely related to human life.With the country's investment in environmental protection, the demand for analysis, management, protection and testing of indu...
Radio frequency identification (RFID) technology is being applied to more industrial scenarios. Factors to consider when applying RFID include distance, speed, and data transmission rate. Radio freque...
1. Introduction
The previous article talked about Flash Demo. This article will talk about the performance of [AT-START-F403A]. It is better to understand the performance of Flash so that you can gras...
Proteus simulation Why can't the microcontroller receive data? The digital tube does not changeThe virtual serial port uses the software herehttps://wenku.baidu.com/view/98191fa7a0c7aa00b52acfc789eb17...
Today's smartphones are updated and iterated at a rapid pace. For users, the powerful camera function of a mobile phone is often attractive enough. OPPO, one of the leading domestic mobile phone comp...[Details]
Synchronous Digital Hierarchy (SDH) is a new transmission network system. Since its appearance in the early 1990s, SDH has quickly become the backbone network of communication networks with its adv...[Details]
Connect 8 LEDs to a certain IO port of the 51 single-chip microcomputer, connect a button switch K1 to the external interrupt 0 input P3.2 (INT0) pin, and connect a button switch K2 to the external i...[Details]
Thermistor is a resistor whose resistance value is extremely sensitive to temperature, also called semiconductor thermistor. It can be made of single crystal, polycrystalline, glass, plastic and ot...[Details]
According to statistics from the New Strategy Mobile Robot Industry Research Institute, the sales volume of AGV/AMR dedicated laser radars in the Chinese market will be about 210,000 units in 2023,...[Details]
“We will work with you to meet the opportunities and challenges of advanced automotive technology through complete solutions such as design evaluation, signal generation and analysis, component and m...[Details]
Economic Observer reporter Shen Yiran, intern reporter Wang Tongyue Regarding the price of the first batch of 5G mobile phones that will soon enter the market, Qin Fei, director of vivo5G R&D center,...[Details]
This effect circuit is designed to be used as a signal distorter. If used with an electric guitar, it can produce special sound effects. Signal distortion is accomplished by subtracting and mixing ...[Details]
LTE's framework is divided into two completely different operating modes: frequency division multiplexing (FDD) and time division multiplexing (TDD). The underlying characteristics and spectrum utili...[Details]
Preface
In the data acquisition system, the analog-to-digital converter is a crucial link. The accuracy of the analog-to-digital converter and the cost of the system directly affect the pract...[Details]
"Mi Bunny" is the "image spokesperson" of Xiaomi Corporation and can be seen everywhere in the Xiaomi Technology Park headquarters. So how many Mi Bunnies are there? ...[Details]
1. Synchronous and asynchronous
Synchronous and asynchronous focus on the message communication mechanism (synchronous communication/asynchronous communication).
The so-called synchronizati...[Details]
I. Introduction
In order to ensure the quality of MCM during the manufacturing process, testing must be performed. Substrate testing is also one of the key tests in MCM manufacturing. Substrate...[Details]
The most expensive game console in history, PS5 Pro, is about to be released. An overseas blogger got one in advance and took it apart without saying a word. He found some unexpected changes.
...[Details]
GD32 MCU
京公网安备 11010802033920号
EEWORLD
