or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
www.latticesemi.com
1-1
DS1009
Introduction_01.2
Lattice Semiconductor
Introduction
LatticeXP2 Family Data Sheet
Introduction
LatticeXP2 devices combine a Look-up Table (LUT) based FPGA fabric with non-volatile Flash cells in an architec-
ture referred to as flexiFLASH.
The flexiFLASH approach provides benefits including instant-on, infinite reconfigurability, on chip storage with
FlashBAK embedded block memory and Serial TAG memory and design security. The parts also support Live
Update technology with TransFR, 128-bit AES Encryption and Dual-boot technologies.
The LatticeXP2 FPGA fabric was optimized for the new technology from the outset with high performance and low
cost in mind. LatticeXP2 devices include LUT-based logic, distributed and embedded memory, Phase Locked
Loops (PLLs), pre-engineered source synchronous I/O support and enhanced sysDSP blocks.
The ispLEVER
®
design tool from Lattice allows large and complex designs to be efficiently implemented using the
LatticeXP2 family of FPGA devices. Synthesis library support for LatticeXP2 is available for popular logic synthesis
tools. The ispLEVER tool uses the synthesis tool output along with the constraints from its floor planning tools to
place and route the design in the LatticeXP2 device. The ispLEVER tool extracts the timing from the routing and
back-annotates it into the design for timing verification.
Lattice provides many pre-designed Intellectual Property (IP) ispLeverCORE™ modules for the LatticeXP2 family.
By using these IPs as standardized blocks, designers are free to concentrate on the unique aspects of their design,
increasing their productivity.
1-2
LatticeXP2 Family Data Sheet
Architecture
August 2008
Data Sheet DS1009
Architecture Overview
Each LatticeXP2 device contains an array of logic blocks surrounded by Programmable I/O Cells (PIC). Inter-
spersed between the rows of logic blocks are rows of sysMEM™ Embedded Block RAM (EBR) and a row of sys-
DSP™ Digital Signal Processing blocks as shown in Figure 2-1.
On the left and right sides of the Programmable Functional Unit (PFU) array, there are Non-volatile Memory Blocks.
In configuration mode the nonvolatile memory is programmed via the IEEE 1149.1 TAP port or the sysCONFIG™
peripheral port. On power up, the configuration data is transferred from the Non-volatile Memory Blocks to the con-
figuration SRAM. With this technology, expensive external configuration memory is not required, and designs are
secured from unauthorized read-back. This transfer of data from non-volatile memory to configuration SRAM via
wide busses happens in microseconds, providing an “instant-on” capability that allows easy interfacing in many
applications. LatticeXP2 devices can also transfer data from the sysMEM EBR blocks to the Non-volatile Memory
Blocks at user request.
There are two kinds of logic blocks, the PFU and the PFU without RAM (PFF). The PFU contains the building
blocks for logic, arithmetic, RAM and ROM functions. The PFF block contains building blocks for logic, arithmetic
and ROM functions. Both PFU and PFF blocks are optimized for flexibility allowing complex designs to be imple-
mented quickly and efficiently. Logic Blocks are arranged in a two-dimensional array. Only one type of block is used
per row.
LatticeXP2 devices contain one or more rows of sysMEM EBR blocks. sysMEM EBRs are large dedicated 18Kbit
memory blocks. Each sysMEM block can be configured in a variety of depths and widths of RAM or ROM. In addi-
tion, LatticeXP2 devices contain up to two rows of DSP Blocks. Each DSP block has multipliers and adder/accumu-
lators, which are the building blocks for complex signal processing capabilities.
Each PIC block encompasses two PIOs (PIO pairs) with their respective sysIO buffers. The sysIO buffers of the
LatticeXP2 devices are arranged into eight banks, allowing the implementation of a wide variety of I/O standards. In
addition, a separate I/O bank is provided for programming interfaces. PIO pairs on the left and right edges of the
device can be configured as LVDS transmit/receive pairs. The PIC logic also includes pre-engineered support to
aid in the implementation of high speed source synchronous standards such as 7:1 LVDS interfaces, found in many
display applications, and memory interfaces including DDR and DDR2.
Other blocks provided include PLLs and configuration functions. The LatticeXP2 architecture provides up to four
General Purpose PLLs (GPLL) per device. The GPLL blocks are located in the corners of the device.
The configuration block that supports features such as configuration bit-stream de-encryption, transparent updates
and dual boot support is located between banks two and three. Every device in the LatticeXP2 family supports a
sysCONFIG port, muxed with bank seven I/Os, which supports serial device configuration. A JTAG port is provided
between banks two and three.
This family also provides an on-chip oscillator and Soft Error Detect (SED) capability. LatticeXP2 devices use 1.2V
or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
Solve y=(ax^2-bx+c)/(dx+e) by programming, and put the quotient and remainder in the data memory 1000H and 1001H respectively. (1) Given a=8, b=6, c=10, d=7, e=9, x=5, find y. (2) Given a=0.9, b=0.1, ...
In order to solve the problems raised by everyone as soon as possible, we have added the "Invite Netizens" function below the post editing box. Since there were some poor experiences in the early stag...
Recently, in a case of 9-150V input and 12V 8A output flyback, several measures to improve efficiency were compared:
1. Further optimize the transformer and reduce RCD loss;
2. LCD clamping;
3. Active...
[i=s]This post was last edited by dsjsjf on 2019-3-1 11:16[/i] [url=https://en.eeworld.com/bbs/elecplay/content/103]The development board ST NUCLEO-H743ZI evaluated in this event is provided by STMicr...
What is the relationship between the speed ratio of the reduction mechanism and the lever ratio? What is the relationship between the force of the first gear and the last gear?For example, in the figu...
The software uses ADC (ESP-12) to read the voltage and it reads 1V, but when it is measured with an ammeter or oscilloscope, it is only 0.5V. At this time, the voltage read by ADC will also become 0.5...
On April 2, State Grid Hunan Electric Power Co., Ltd. organized comprehensive energy service personnel to visit Longshan Yuanbao Silicon Industry Co., Ltd. in Xiangxi Tujia and Miao Autonomous Pref...[Details]
Ever since Musk entered the automotive industry, every time another new electric car hits the market, it’s dubbed the “Tesla Killer.” But since Fisker’s legend was destroyed in the fire of bankrup...[Details]
Reason for writing: Today I took over a project developed with the stm32f100xx chip. Previously, I used stm8s and stm32f103xx chips. Because I did two developments based on someone else's project cod...[Details]
With the increasing performance of embedded microprocessor chips, embedded devices have been widely used. With the expansion of applications, embedded software development has also shown the chara...[Details]
0 Introduction
Bluetooth is a radio technology that supports short-range communication between devices (generally within 1Om). It can exchange wireless information between devices. Its operating fre...[Details]
STM8S is a dual-power MCU, with a peripheral operating voltage of 3V-5.5V and a core operating voltage of 1.8V. Since the MCU has an integrated 1.8V low-power voltage (LPVR) regulator, the MCU only n...[Details]
I wanted to make a brushless motor controller a long time ago, but I was too busy with work to do it. Recently, I had some time to draw a board, make samples, weld, and debug, and finally it worked...[Details]
What are " keywords "? Keywords are words that have been used by the C language itself and cannot be used for other purposes. For example, keywords cannot be used as variable names, function ...[Details]
On the morning of May 18, a report compiled by the Irish Civil Liberties Commission (ICCL) mentioned that in the United States, advertising technology companies like Google share your online be...[Details]
From the perspective of the core components of analog cameras, they mainly include three parts: lens, image sensor and digital signal processor (DSP). This chapter mainly analyzes the analog camer...[Details]
1. Why choose envelope tracking technology?
A power amplifier operates at its highest efficiency when the output power reaches its peak, i.e., when gain compression occurs. For a typical W-CDMA/HSP...[Details]
Gartner: Global AI PC and generative AI smartphone shipments are expected to reach 295 million units in 2024 AI PC shipments will account for 22% of total PC shipments in 2024 Generative AI smart...[Details]
When choosing a photovoltaic inverter, the manufacturer will provide a product sample manual. Since the manual contains many photovoltaic inverter parameter indicators, it is difficult to start when m...[Details]
Canalys, a third-party market research organization, released a report on the European smartphone market in the second quarter of 2019. The details are as follows: Samsung continued to lead the Eur...[Details]
Abstract: This application note discusses the basic operation and design considerations of a digital stethoscope. It describes the similarities between digital stethoscopes and older generation acoust...[Details]
Microcontroller MCU
京公网安备 11010802033920号
EEWORLD
