EEWORLDEEWORLDEEWORLD

Part Number

Search

QS5991-2JRC

Description
PLL Based Clock Driver, QS5 Series, 8 True Output(s), 0 Inverted Output(s), CMOS, PQCC32, PLASTIC, LCC-32
Categorylogic    logic   
File Size122KB,8 Pages
ManufacturerIDT (Integrated Device Technology)
Download Datasheet Parametric Compare View All

QS5991-2JRC Overview

PLL Based Clock Driver, QS5 Series, 8 True Output(s), 0 Inverted Output(s), CMOS, PQCC32, PLASTIC, LCC-32

QS5991-2JRC Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerIDT (Integrated Device Technology)
Parts packaging codeQFJ
package instructionQCCJ, LDCC32,.5X.6
Contacts32
Reach Compliance Codenot_compliant
seriesQS5
Input adjustmentSTANDARD
JESD-30 codeR-PQCC-J32
JESD-609 codee0
length13.97 mm
Logic integrated circuit typePLL BASED CLOCK DRIVER
MaximumI(ol)0.046 A
Humidity sensitivity level1
Number of functions1
Number of inverted outputs
Number of terminals32
Actual output times8
Maximum operating temperature70 °C
Minimum operating temperature
Package body materialPLASTIC/EPOXY
encapsulated codeQCCJ
Encapsulate equivalent codeLDCC32,.5X.6
Package shapeRECTANGULAR
Package formCHIP CARRIER
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply5 V
Prop。Delay @ Nom-Sup0.25 ns
propagation delay (tpd)0.25 ns
Certification statusNot Qualified
Same Edge Skew-Max(tskwd)0.5 ns
Maximum seat height3.55 mm
Maximum supply voltage (Vsup)5.25 V
Minimum supply voltage (Vsup)4.75 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceTin/Lead (Sn85Pb15)
Terminal formJ BEND
Terminal pitch1.27 mm
Terminal locationQUAD
Maximum time at peak reflow temperatureNOT SPECIFIED
width11.43 mm
minfmax100 MHz
Base Number Matches1
QS5991
PROGRAMMABLE SKEW PLL CLOCK DRIVER TURBOCLOCK
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
PROGRAMMABLE SKEW
PLL CLOCK DRIVER
TURBOCLOCK™
FEATURES:
4 pairs of programmable skew outputs
Low skew: 200ps same pair, 250ps all outputs
Selectable positive or negative edge synchronization:
Excellent for DSP applications
Synchronous output enable
Output frequency: 6.25MHz to 100MHz
2x, 4x, 1/2, and 1/4 outputs
5V with TTL outputs
3 skew grades:
QS5991 -2: t
SKEW0
<250ps
QS5991 -5: t
SKEW0
<500ps
QS5991 -7: t
SKEW0
<750ps
3-level inputs for skew and PLL range control
PLL bypass for DC testing
External feedback, internal loop filter
46mA I
OL
high drive outputs
Low Jitter: <200ps peak-to-peak
Outputs drive 50Ω terminated lines
Pin compatible with Cypress CY7B991
Available in PLCC Package
QS5991
DESCRIPTION:
The QS5991 is a high fanout PLL based clock driver intended for
high performance computing and data-communications applications. A
key feature of the programmable skew is the ability of outputs to lead or
lag the REF input signal. The QS5991 has eight programmable skew
outputs in four banks of 2. Skew is controlled by 3-level input signals
that may be hard-wired to appropriate HIGH-MID-LOW levels.
The QS5991 maintains Cypress CY7B991 compatibility while pro-
viding two additional features: Synchronous Output Enable (GND/sOE),
and Positive/Negative Edge Synchronization (V
CCQ
/PE). When the GND/
sOE
pin is held low, all the outputs are synchronously enabled (CY7B991
compatibility). However, if GND/sOE is held high, all the outputs except
3Q0 and 3Q1 are synchronously disabled.
Furthermore, when the V
CCQ
/PE is held high, all the outputs are
synchronized with the positive edge of the REF clock input (CY7B991
compatibility). When V
CCQ
/PE is held low, all the outputs are synchro-
nized with the negative edge of REF.
FUNCTIONAL BLOCK DIAGRAM
G ND/sOE
Skew
Select
3
3
1F1:0
V
CCQ
/PE
Skew
Select
REF
PLL
FB
3
FS
Skew
Select
3
3
3F1:0
3
3
2F1:0
1Q
0
1Q
1
2Q
0
2Q
1
3Q
0
3Q
1
Skew
Select
3
3
4F1:0
4Q
0
4Q
1
COMMERCIAL/INDUSTRIAL TEMPERATURE RANGES
1
c
2000
Integrated Device Technology, Inc.
MARCH 2000
DSC-5809/-

QS5991-2JRC Related Products

QS5991-2JRC QS5991-5JRI
Description PLL Based Clock Driver, QS5 Series, 8 True Output(s), 0 Inverted Output(s), CMOS, PQCC32, PLASTIC, LCC-32 PLL Based Clock Driver, QS5 Series, 8 True Output(s), 0 Inverted Output(s), CMOS, PQCC32, PLASTIC, LCC-32
Is it lead-free? Contains lead Contains lead
Is it Rohs certified? incompatible incompatible
Maker IDT (Integrated Device Technology) IDT (Integrated Device Technology)
Parts packaging code QFJ QFJ
package instruction QCCJ, LDCC32,.5X.6 QCCJ, LDCC32,.5X.6
Contacts 32 32
Reach Compliance Code not_compliant not_compliant
series QS5 QS5
Input adjustment STANDARD STANDARD
JESD-30 code R-PQCC-J32 R-PQCC-J32
JESD-609 code e0 e0
length 13.97 mm 13.97 mm
Logic integrated circuit type PLL BASED CLOCK DRIVER PLL BASED CLOCK DRIVER
MaximumI(ol) 0.046 A 0.046 A
Humidity sensitivity level 1 1
Number of functions 1 1
Number of terminals 32 32
Actual output times 8 8
Maximum operating temperature 70 °C 85 °C
Package body material PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code QCCJ QCCJ
Encapsulate equivalent code LDCC32,.5X.6 LDCC32,.5X.6
Package shape RECTANGULAR RECTANGULAR
Package form CHIP CARRIER CHIP CARRIER
Peak Reflow Temperature (Celsius) NOT SPECIFIED 225
power supply 5 V 5 V
Prop。Delay @ Nom-Sup 0.25 ns 0.5 ns
propagation delay (tpd) 0.25 ns 0.5 ns
Certification status Not Qualified Not Qualified
Same Edge Skew-Max(tskwd) 0.5 ns 0.7 ns
Maximum seat height 3.55 mm 3.55 mm
Maximum supply voltage (Vsup) 5.25 V 5.5 V
Minimum supply voltage (Vsup) 4.75 V 4.5 V
Nominal supply voltage (Vsup) 5 V 5 V
surface mount YES YES
technology CMOS CMOS
Temperature level COMMERCIAL INDUSTRIAL
Terminal surface Tin/Lead (Sn85Pb15) Tin/Lead (Sn85Pb15)
Terminal form J BEND J BEND
Terminal pitch 1.27 mm 1.27 mm
Terminal location QUAD QUAD
Maximum time at peak reflow temperature NOT SPECIFIED 30
width 11.43 mm 11.43 mm
minfmax 100 MHz 100 MHz
News: Qorvo, a well-known RF chip company, also makes power solutions
I recently read an article titled " Application of Qorvo PAC Series Chips in High-Speed DC Motor Control " and learned that Qorvo announced the acquisition of Active-Semi, a programmable analog power ...
alan000345 RF/Wirelessly
Why "It's time to abandon the switch matrix for multi-port testing" is all in Keysight's white paper ~ Limited time gifts are waiting for you
Switch-based multiport test solutions require extensive setup and calibration, but may still not meet the measurement performance requirements for characterization of modern multiport devices. Want to...
EEWORLD社区 Test/Measurement
It’s the beginning of autumn. Check out the beginning of autumn postcards from all over the country.
The scenery is so beautiful everywhere! What is the scenery like where you are?...
okhxyyo Talking
How computer memory is organized
Computers use memory to hold programs to be executed and the data used by those programs.   Operating systems and "runtimes" typically divide the memory used to hold data into two separate areas, each...
灞波儿奔 Microcontroller MCU
Usage of SoftI2C and SoftSPI
In previous versions of MicroPython, software I2C was used through I2C(-1), but in v1.13, software I2C and software SPI functions were removed from the original I2C and SPI and put into the newly adde...
dcexpert MicroPython Open Source section
4G low-power LTE wireless communication module data sharing suitable for camera development
G8100 is a module based on Qualcomm platform, with industrial-grade high performance, integrated with multiple wireless communication modes, ultra-low power consumption as low as 0.4 mA, and an extern...
zdl00000 Security Electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号