EEWORLDEEWORLDEEWORLD

Part Number

Search

EDI88512LPA20F36I

Description
Standard SRAM, 512KX8, 20ns, CMOS, CDFP36, CERAMIC, DFP-36
Categorystorage    storage   
ManufacturerMercury Systems Inc
Download Datasheet Parametric View All

EDI88512LPA20F36I Overview

Standard SRAM, 512KX8, 20ns, CMOS, CDFP36, CERAMIC, DFP-36

EDI88512LPA20F36I Parametric

Parameter NameAttribute value
package instructionDFP,
Reach Compliance Codeunknown
ECCN code3A991.B.2.A
Maximum access time20 ns
Other featuresTTL COMPATIBLE INPUTS/OUTPUTS
JESD-30 codeR-CDFP-F36
length23.368 mm
memory density4194304 bit
Memory IC TypeSTANDARD SRAM
memory width8
Number of functions1
Number of terminals36
word count524288 words
character code512000
Operating modeASYNCHRONOUS
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
organize512KX8
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeDFP
Package shapeRECTANGULAR
Package formFLATPACK
Parallel/SerialPARALLEL
Peak Reflow Temperature (Celsius)NOT SPECIFIED
Certification statusNot Qualified
Maximum seat height3.175 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal formFLAT
Terminal pitch1.27 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
width12.954 mm
Base Number Matches1
EDI88512CA
512Kx8 Monolithic SRAM, SMD 5962-95600
FEATURES

Access Times of 15, 17, 20, 25, 35, 45, 55ns

Data Retention Function (LPA version)

TTL Compatible Inputs and Outputs

Fully Static, No Clocks

Organized as 512Kx8

Commercial, Industrial and Military Temperature Ranges

32 lead JEDEC Approved Evolutionary Pinout
• Ceramic Sidebrazed 600 mil DIP (Package 9)
• Ceramic Sidebrazed 400 mil DIP (Package 326)
• Ceramic 32 pin Flatpack (Package 344)
• Ceramic Thin Flatpack (Package 321)
• Ceramic SOJ (Package 140)

36 lead JEDEC Approved Revolutionary Pinout
• Ceramic Flatpack (Package 316)
• Ceramic SOJ (Package 327)
• Ceramic LCC (Package 502)

Single +5V (±10%) Supply Operation
*This product is subject to change without notice.
The EDI88512CA is a 4 megabit Monolithic CMOS Static RAM.
The 32 pin DIP pinout adheres to the JEDEC evolutionary standard
for the four megabit device. All 32 pin packages are pin for pin
upgrades for the single chip enable 128K x 8, the EDI88128CS.
Pins 1 and 30 become the higher order addresses.
The 36 pin revolutionary pinout also adheres to the JEDEC
standard for the four megabit device. The center pin power and
ground pins help to reduce noise in high performance systems.
The 36 pin pinout also allows the user an upgrade path to the
future 2Mx8.
A Low Power version with Data Retention (EDI88512LPA) is
also available for battery backed applications. Military product is
available compliant to Appendix A of MIL-PRF-38535.
FIGURE 1 – PIN CONFIGURATION
I/O
0-7
A0
-18
WE#
CS#
OE#
PIN DESCRIPTION
Data Inputs/Outputs
Address Inputs
Write Enables
Chip Selects
Output Enable
Power (+5V ±10%)
Ground
Not Connected
36 PIN
TOP VIEW
A0
A1
A2
A3
A4
CS#
I/O0
I/O1
Vcc
Vss
I/O2
I/O3
WE#
A5
A6
A7
A8
A9
1
2
3
4
5
6
7
8
36 pin
9
10
Revolutionary
11
12
13
14
15
16
17
18
36
35
34
33
32
31
30
29
28
27
26
25
24
23
22
21
20
19
NC
A18
A17
A16
A15
OE#
I/O7
I/O6
Vss
Vcc
I/O5
I/O4
A14
A13
A12
A11
A10
NC
A18
A16
A14
A12
A7
A6
A5
A4
A3
A2
A1
A0
I/O0
I/O1
I/O2
Vss
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
32 PIN
TOP VIEW
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
Vcc
A15
A17
WE#
A13
A8
A9
A11
OE#
A10
CS#
I/O7
I/O6
I/O5
I/O4
I/O3
V
CC
V
SS
NC
BLOCK DIAGRAM
Memory Array
32 pin
Evolutionary
A
0-18
Address
Buffer
Address
Decoder
I/O
Circuits
I/O
0-7
WE#
CS#
OE#
Microsemi Corporation reserves the right to change products or specifications without notice.
February 2012
Rev. 14
© 2012 Microsemi Corporation. All rights reserved.
1
Microsemi Corporation • (602) 437-1520 • www.microsemi.com
EasyARM-RT1052 Review] + Basic IoT transmission framework (final post)
Combining the previously implemented Modbus acquisition and MQTT transmission JSON data framework, today we will integrate and build a basic data acquisition and transmission device framework. [/size]...
ID.LODA NXP MCU
TCP/IP Detailed Explanation (Layer 7/Layer 4 Protocol)
Why is there TCP/IP protocol?All over the world, various computers run different operating systems to serve everyone. The methods used by these computers to express the same information vary greatly. ...
Aguilera RF/Wirelessly
FPGA Selection Strategy.pdf
FPGA Selection Strategy.pdf...
zxopenljx EE_FPGA Learning Park
How to connect esp8266 and pyboard using UART
I want to make a small thing to play with, but the esp8266 doesn't have enough pins. Whatever the pyboard sends to the esp8266, the esp8266 will send it back to me. How can I use uart to achieve this?...
litongxue MicroPython Open Source section
Medical device requirements for chip temperature
The operating temperature range of commercial-grade digital chips is 0~+70℃. Industrial grade is -45~+85 or 105℃. What are the chip temperature requirements for medical devices?...
qliusz Test/Measurement
Send Chip Coins: #What to do when you encounter problems with Guoxin#, technical support is rubbed on the ground?
Have the engineers in this forum tested a lot of national chips recently? Please raise your hands if you haven't used Guoxin yet? I guess there are very few . So, netizens who have used Guoxin, how di...
nmg Domestic Chip Exchange

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号