SDC-14585-245Z datasheet, PDF - EEWORLD Datasheet

SDC-14585-245Z: DescriptionSynchro or Resolver to Digital Converter, Hybrid, DDIP-36; CategoryAnalog mixed-signal IC converter; File Size619KB，19 Pages; ManufacturerData Device Corporation

Download Datasheet Parametric View All

SDC-14585-245Z Overview

Synchro or Resolver to Digital Converter, Hybrid, DDIP-36

Parameter Name	Attribute value
Parts packaging code	DIP
package instruction	DDIP-36
Contacts	36
Reach Compliance Code	compliant
ECCN code	EAR99
Other features	PROGRAMMABLE RESOLUTION; BUILT-IN-TEST
Maximum analog input voltage	11.8 V
Maximum angular accuracy	1.3 arc min
Converter type	SYNCHRO OR RESOLVER TO DIGITAL CONVERTER
JESD-30 code	R-XDIP-P36
length	48.1 mm
Maximum negative supply voltage	-15.75 V
Minimum negative supply voltage	-14.25 V
Nominal negative supply voltage	-15 V
Number of digits	16
Number of functions	1
Number of terminals	36
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Package body material	UNSPECIFIED
encapsulated code	DIP
Package shape	RECTANGULAR
Package form	IN-LINE
Certification status	Not Qualified
Filter level	MIL-PRF-38534
Maximum seat height	5.69 mm
Signal/output frequency	5000 Hz
Maximum supply voltage	15.75 V
Minimum supply voltage	14.25 V
Nominal supply voltage	15 V
surface mount	NO
technology	HYBRID
Temperature level	INDUSTRIAL
Terminal surface	NICKEL
Terminal form	PIN/PEG
Terminal pitch	2.54 mm
Terminal location	DUAL
Maximum tracking rate	12.5 rps
width	15.24 mm
Base Number Matches	1

I would like to ask, the output waveform of the power amplifier is more than 180 degrees out of phase with the input waveform. What is going on?: The input waveform starts at 0 degrees, but the output becomes 180 degrees. What's going on? Thank you....; justbxz RF/Wirelessly

Let's take a look at the cheap lithium battery charging circuit made by foreigners!: Foreigners also like cheap goods! 500) {this.resized=true; this.width=500; this.alt='This is a thumbnail, click to enlarge. Press CTRL and scroll the mouse wheel to zoom freely';this.style.cursor='han...; zbz0529 Power technology

AD+FPGA+asynchronous FIFO+CMI+SPI code: I'm working on a project recently, and the code progress is limited. I hope some experts can help me. Paid is also acceptable. The specific requirements are that the FPGA collects 4 channels of 12-bit...; 贰月玖 FPGA/CPLD

Using FSMC bus for inter-chip communication: Now we need to use the FSMC bus to communicate between F4 (transmit) and F7 (receive). We hope to write directly into the SRAM of F7, but we don't know the SRAM address of F7. How should we operate th...; Mengmei stm32/stm8

PADS9.5 graphic tutorial: The PADS9.5 tutorial is a bit old...; 电子爱好者xx Download Centre

Silkscreen: I have a power management chip, the silk screen on it is DE=NOT, the package is SOT23-5, please help me take a look, thank you[/size][/font][/color]...; 曹伟1993 Power technology

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components