A447-0004-A3 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> A447-0004-A3

A447-0004-A3: DescriptionActive Delay Line, 3-Func, 1-Tap, True Output, TTL, PDIP8; Categorylogic logic; File Size71KB，1 Pages; ManufacturerBel Fuse

Download Datasheet Parametric Compare View All

A447-0004-A3 Overview

Active Delay Line, 3-Func, 1-Tap, True Output, TTL, PDIP8

A447-0004-A3 Parametric

Parameter Name	Attribute value
package instruction	DIP,
Reach Compliance Code	unknown
series	F
Input frequency maximum value (fmax)	125 MHz
JESD-30 code	R-PDIP-T8
Load capacitance (CL)	15 pF
Logic integrated circuit type	ACTIVE DELAY LINE
Number of functions	3
Number of taps/steps	1
Number of terminals	8
Maximum operating temperature	70 °C
Minimum operating temperature
Output polarity	TRUE
Package body material	PLASTIC/EPOXY
encapsulated code	DIP
Package shape	RECTANGULAR
Package form	IN-LINE
Maximum supply current (ICC)	90 mA
programmable delay line	NO
Certification status	Not Qualified
Maximum seat height	5.334 mm
Maximum supply voltage (Vsup)	5.25 V
Minimum supply voltage (Vsup)	4.75 V
Nominal supply voltage (Vsup)	5 V
surface mount	NO
technology	TTL
Temperature level	COMMERCIAL
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
Total delay nominal (td)	4 ns
width	7.62 mm
Base Number Matches	1

Preview

Download Datasheet

View All

A447-0004-A3 Related Products

	A447-0004-A3	A447-0100-A3	A447-0006-A3	A447-0008-A3	A447-0090-A3	S422-0004-A3
Description	Active Delay Line, 3-Func, 1-Tap, True Output, TTL, PDIP8	Active Delay Line, 3-Func, 1-Tap, True Output, TTL, PDIP8	Active Delay Line, 3-Func, 1-Tap, True Output, TTL, PDIP8	Active Delay Line, 3-Func, 1-Tap, True Output, TTL, PDIP8	Active Delay Line, 3-Func, 1-Tap, True Output, TTL, PDIP8	Active Delay Line, 3-Func, 1-Tap, True Output, TTL, PDSO8, SMD-14/8
Reach Compliance Code	unknown	not_compliant	unknown	unknown	unknown	unknown
series	F	F	F	F	F	F
Input frequency maximum value (fmax)	125 MHz	5 MHz	83.3333 MHz	62.5 MHz	5.55556 MHz	125 MHz
JESD-30 code	R-PDIP-T8	R-PDIP-T8	R-PDIP-T8	R-PDIP-T8	R-PDIP-T8	R-PDSO-G8
Load capacitance (CL)	15 pF	15 pF	15 pF	15 pF	15 pF	15 pF
Logic integrated circuit type	ACTIVE DELAY LINE	ACTIVE DELAY LINE	ACTIVE DELAY LINE	ACTIVE DELAY LINE	ACTIVE DELAY LINE	ACTIVE DELAY LINE
Number of functions	3	3	3	3	3	3
Number of taps/steps	1	1	1	1	1	1
Number of terminals	8	8	8	8	8	8
Maximum operating temperature	70 °C	70 °C	70 °C	70 °C	70 °C	70 °C
Output polarity	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	DIP	DIP	DIP	DIP	DIP	SOP
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	IN-LINE	IN-LINE	IN-LINE	IN-LINE	IN-LINE	SMALL OUTLINE
Maximum supply current (ICC)	90 mA	90 mA	90 mA	90 mA	90 mA	90 mA
programmable delay line	NO	NO	NO	NO	NO	NO
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	5.334 mm	5.334 mm	5.334 mm	5.334 mm	5.334 mm	5.08 mm
Maximum supply voltage (Vsup)	5.25 V	5.25 V	5.25 V	5.25 V	5.25 V	5.25 V
Minimum supply voltage (Vsup)	4.75 V	4.75 V	4.75 V	4.75 V	4.75 V	4.75 V
Nominal supply voltage (Vsup)	5 V	5 V	5 V	5 V	5 V	5 V
surface mount	NO	NO	NO	NO	NO	YES
technology	TTL	TTL	TTL	TTL	TTL	TTL
Temperature level	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL
Terminal form	THROUGH-HOLE	THROUGH-HOLE	THROUGH-HOLE	THROUGH-HOLE	THROUGH-HOLE	GULL WING
Terminal pitch	2.54 mm	2.54 mm	2.54 mm	2.54 mm	2.54 mm	2.54 mm
Terminal location	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL
Total delay nominal (td)	4 ns	100 ns	6 ns	8 ns	90 ns	4 ns
package instruction	DIP,	-	DIP,	DIP,	-	SOP,
width	7.62 mm	7.62 mm	7.62 mm	7.62 mm	7.62 mm	-
Base Number Matches	1	1	1	1	-	-

Recommended Resources

Low power timer circuit

Programmable frequency divider (division counter) circuit (n=114616)

Photoelectric control electronic birthday cake circuit

DC-DC converter schematic diagram

Receiver amplifier circuit diagram

Multi-stop timer circuit diagram

1000 posts, commemorating: Registered early I haven't come for some personal reasons. I went to the exhibition during the epidemic and saw EE After coming back, I found that there are many resources here, the learning atmospher...; se7ens Talking

This is a circuit for detecting the grid voltage. I would like to ask how the differential circuit works.: Figure 1 shows some connected sampling resistors, and Figure 2 shows the detection circuit. I would like to ask how to determine the resistance values of C17 and R7 in the detection circuit? How to de...; 西里古1992 Analog electronics

BMP library management based on FPGA.pdf: BMP library management based on FPGA.pdf...; zxopenljx EE_FPGA Learning Park

[RISC-V MCU CH32V103 Review] SPI Test: I have an OLED screen with SPI interface, 128*64 in size, and the control chip is SSD1306This screen is tested by me under the STM32 development board. The specific parameters of STM32 are as follows ...; bigbat Domestic Chip Exchange

I need help with the simplest program to control 12864 with keys: I need help with the simplest program to control 12864 with keys...; 奢香夫人 TI Technology Forum

TUSB9261 -- USB3.0 to SATA interface bridge chip programming guide: TUSB9261 is a USB 3.0 to SATA interface bridge chip from TI. The related reference materials are as follows: http://www.ti.com/product/TUSB9261[/size][/url][/color][/align][align=left][color=rgb(85, 8...; fish001 Microcontroller MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components