ICSSSTUA32866BHMLFT datasheet, PDF

Datasheet> All Categories > logic> logic> ICSSSTUA32866BHMLFT

ICSSSTUA32866BHMLFT: DescriptionD Flip-Flop, SSTU Series, 1-Func, Positive Edge Triggered, 25-Bit, True Output, PBGA96, 11.50 X 5 MM, LEAD FREE, MO-205,TFBGA-96; Categorylogic logic; File Size308KB，27 Pages; ManufacturerIDT (Integrated Device Technology); Environmental Compliance

Download Datasheet Parametric Compare View All

ICSSSTUA32866BHMLFT Overview

D Flip-Flop, SSTU Series, 1-Func, Positive Edge Triggered, 25-Bit, True Output, PBGA96, 11.50 X 5 MM, LEAD FREE, MO-205,TFBGA-96

ICSSSTUA32866BHMLFT Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Parts packaging code	BGA
package instruction	TFBGA,
Contacts	96
Reach Compliance Code	compliant
series	SSTU
JESD-30 code	R-PBGA-B96
JESD-609 code	e3
length	11.5 mm
Logic integrated circuit type	D FLIP-FLOP
Number of digits	25
Number of functions	1
Number of terminals	96
Maximum operating temperature	70 °C
Minimum operating temperature
Output polarity	TRUE
Package body material	PLASTIC/EPOXY
encapsulated code	TFBGA
Package shape	RECTANGULAR
Package form	GRID ARRAY, THIN PROFILE, FINE PITCH
Peak Reflow Temperature (Celsius)	260
propagation delay (tpd)	1.9 ns
Certification status	Not Qualified
Maximum seat height	1.2 mm
Maximum supply voltage (Vsup)	1.9 V
Minimum supply voltage (Vsup)	1.7 V
Nominal supply voltage (Vsup)	1.8 V
surface mount	YES
Temperature level	COMMERCIAL
Terminal surface	MATTE TIN
Terminal form	BALL
Terminal pitch	0.65 mm
Terminal location	BOTTOM
Maximum time at peak reflow temperature	30
Trigger type	POSITIVE EDGE
width	5 mm
minfmax	410 MHz
Base Number Matches	1

Preview

Download Datasheet

View All

Integrated

Circuit

Systems, Inc.

ICSSSTUA32866B

25-Bit Configurable Registered Buffer for DDR2

Recommended Application:

•

DDR2 Memory Modules

•

Provides complete DDR DIMM solution with

ICS97ULP877

•

Ideal for DDR2 400,533 and 667

Product Features:

•

25-bit 1:1 or 14-bit 1:2 configurable registered buffer

with parity check functionality

•

Supports SSTL_18 JEDEC specification on data

inputs and outputs

•

Supports LVCMOS switching levels on CSR# and

RESET# inputs

•

Low voltage operation

= 1.7V to 1.9V

•

Available in 96 BGA package

•

Drop-in replacement for ICSSSTUA32864

•

Green packages available

Pin Configuration

Functionality Truth Table

I nputs

RST#

DCS#

X or

Floating

CSR#

X or

Floating

L or H

X or

Floating

L or H

X or

Floating

L or H

CK#

Dn,

DODT,

DCK E

X or

Floating

Outputs

QCS#

QODT,

QCKE

96 Ball BGA

(Top View)

1054A—01/28/05

ICSSSTUA32866BHMLFT Related Products

	ICSSSTUA32866BHMLFT	ICSSSTUA32866BHLFT	ICSSSTUA32866BHT	ICSSSTUA32866BHMT
Description	D Flip-Flop, SSTU Series, 1-Func, Positive Edge Triggered, 25-Bit, True Output, PBGA96, 11.50 X 5 MM, LEAD FREE, MO-205,TFBGA-96	D Flip-Flop, SSTU Series, 1-Func, Positive Edge Triggered, 25-Bit, True Output, PBGA96, 5.50 X 13.50 MM, LEAD FREE, MO-205, LFBGA-96	D Flip-Flop, SSTU Series, 1-Func, Positive Edge Triggered, 25-Bit, True Output, PBGA96, 5.50 X 13.50 MM, MO-205, LFBGA-96	D Flip-Flop, SSTU Series, 1-Func, Positive Edge Triggered, 25-Bit, True Output, PBGA96, 11.50 X 5 MM, MO-205,TFBGA-96
Is it lead-free?	Lead free	Lead free	Contains lead	Contains lead
Is it Rohs certified?	conform to	conform to	incompatible	incompatible
Parts packaging code	BGA	BGA	BGA	BGA
package instruction	TFBGA,	LFBGA,	LFBGA,	11.50 X 5 MM, MO-205,TFBGA-96
Contacts	96	96	96	96
Reach Compliance Code	compliant	compliant	not_compliant	_compli
series	SSTU	SSTU	SSTU	SSTU
JESD-30 code	R-PBGA-B96	R-PBGA-B96	R-PBGA-B96	R-PBGA-B96
JESD-609 code	e3	e1	e0	e0
length	11.5 mm	13.5 mm	13.5 mm	11.5 mm
Logic integrated circuit type	D FLIP-FLOP	D FLIP-FLOP	D FLIP-FLOP	D FLIP-FLOP
Number of digits	25	25	25	25
Number of functions	1	1	1	1
Number of terminals	96	96	96	96
Maximum operating temperature	70 °C	70 °C	70 °C	70 °C
Output polarity	TRUE	TRUE	TRUE	TRUE
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	TFBGA	LFBGA	LFBGA	TFBGA
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	GRID ARRAY, THIN PROFILE, FINE PITCH	GRID ARRAY, LOW PROFILE, FINE PITCH	GRID ARRAY, LOW PROFILE, FINE PITCH	GRID ARRAY, THIN PROFILE, FINE PITCH
Peak Reflow Temperature (Celsius)	260	260	NOT SPECIFIED	NOT SPECIFIED
propagation delay (tpd)	1.9 ns	1.9 ns	1.9 ns	1.9 ns
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	1.2 mm	1.5 mm	1.5 mm	1.2 mm
Maximum supply voltage (Vsup)	1.9 V	1.9 V	1.9 V	1.9 V
Minimum supply voltage (Vsup)	1.7 V	1.7 V	1.7 V	1.7 V
Nominal supply voltage (Vsup)	1.8 V	1.8 V	1.8 V	1.8 V
surface mount	YES	YES	YES	YES
Temperature level	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL
Terminal surface	MATTE TIN	Tin/Silver/Copper (Sn/Ag/Cu)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)
Terminal form	BALL	BALL	BALL	BALL
Terminal pitch	0.65 mm	0.8 mm	0.8 mm	0.65 mm
Terminal location	BOTTOM	BOTTOM	BOTTOM	BOTTOM
Maximum time at peak reflow temperature	30	30	NOT SPECIFIED	NOT SPECIFIED
Trigger type	POSITIVE EDGE	POSITIVE EDGE	POSITIVE EDGE	POSITIVE EDGE
width	5 mm	5.5 mm	5.5 mm	5 mm
minfmax	410 MHz	410 MHz	410 MHz	410 MHz
Maker	-	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)

Recommended Resources

LCD universal interface circuit design

Thyristor silicon stack protection circuit a

STK4392 power amplifier circuit diagram

Inductive proximity switch circuit

Dual LED tuning indicators

Thyristor AC voltage regulating circuit for projector lamp

Gigabit RISC-V GD32VF103USB CDC debugging: This is the first time to use GD32VF103 for USB CDC communication debugging. According to the official DEMO, the project can be built to achieve data transmission and data transmission by the device. ...; 火辣西米秀 Domestic Chip Exchange

Problems encountered in debugging the Southchip SC8721 high-efficiency synchronous buck-boost converter: I had some time to solder the board today. I used a 0.33R current sampling resistor because I only have this one. I used a 2K resistor for the CSO pin. I used an external resistor to set the voltage t...; littleshrimp Domestic Chip Exchange

(A-Current signal detection device) Chongqing "TI Cup" Award_Chongqing University of Posts and Telecommunications: This work designs and implements a non-contact sensing current signal detection device. The peak-to-peak value of the current passing through the load resistor is increased to above 1A through the pow...; sigma Electronics Design Contest

This appears and I can't choose it. It's grayed out.: Help me, this happens when I place a pad. I searched and it said to not select a slot and select a round one, but it is grayed out and I can't select it. What should I do? Thank you!...; chenbingjy PCB Design

【AT-START-F403A Review】3. Try USB Composite_Device: [i=s]This post was last edited by mig29 on 2020-11-6 20:47[/i]This article is mainly used as a memo note: confirm that the USB Composite_Device Demo of Artery is easy to use and has a good program str...; mig29 Domestic Chip Exchange

Communication system cannot do without filter series 2: ...; btty038 RF/Wirelessly

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components