HD74HC00RPEL datasheet, PDF - EEWORLD Datasheet

EEWORLDEEWORLD

Datasheet

Datasheet> All Categories > logic> logic> HD74HC00RPEL

HD74HC00RPEL: DescriptionHC/UH SERIES, QUAD 2-INPUT NAND GATE, PDIP14; Categorylogic logic; File Size84KB，7 Pages; ManufacturerRenesas Electronics Corporation; Websitehttps://www.renesas.com/; Environmental Compliance

Download Datasheet Parametric Compare View All

HD74HC00RPEL Overview

HC/UH SERIES, QUAD 2-INPUT NAND GATE, PDIP14

HD74HC00RPEL Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Renesas Electronics Corporation
Parts packaging code	SOIC
package instruction	3.95 X 8.65 MM, 1.27 MM PITCH, PLASTIC, SOP-14
Contacts	14
Reach Compliance Code	compliant
ECCN code	EAR99
series	HC/UH
JESD-30 code	R-PDSO-G14
length	8.65 mm
Load capacitance (CL)	50 pF
Logic integrated circuit type	NAND GATE
MaximumI(ol)	0.004 A
Humidity sensitivity level	1
Number of functions	4
Number of entries	2
Number of terminals	14
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Package body material	PLASTIC/EPOXY
encapsulated code	SOP
Encapsulate equivalent code	SOP14,.25
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
method of packing	TAPE AND REEL
Peak Reflow Temperature (Celsius)	260
power supply	2/6 V
Prop。Delay @ Nom-Sup	23 ns
propagation delay (tpd)	115 ns
Certification status	Not Qualified
Schmitt trigger	NO
Maximum seat height	1.75 mm
Maximum supply voltage (Vsup)	6 V
Minimum supply voltage (Vsup)	2 V
Nominal supply voltage (Vsup)	4.5 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal form	GULL WING
Terminal pitch	1.27 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
width	3.95 mm
Base Number Matches	1

HD74HC00RPEL Related Products

	HD74HC00RPEL	HD74HC00FPEL	HD74HC00	HD74HC00P	HD74HC00TELL
Description	HC/UH SERIES, QUAD 2-INPUT NAND GATE, PDIP14	HC/UH SERIES, QUAD 2-INPUT NAND GATE, PDIP14	HC/UH SERIES, QUAD 2-INPUT NAND GATE, PDIP14	HC/UH SERIES, QUAD 2-INPUT NAND GATE, PDIP14	HC/UH SERIES, QUAD 2-INPUT NAND GATE, PDIP14
series	HC/UH	HC/UH	HC/UH	HC/UH	HC/UH
Number of functions	4	4	4	4	4
Number of terminals	14	14	14	14	14
Maximum operating temperature	85 °C	85 °C	85 Cel	85 °C	85 °C
Minimum operating temperature	-40 °C	-40 °C	-40 Cel	-40 °C	-40 °C
Temperature level	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL
Terminal form	GULL WING	GULL WING	THROUGH-HOLE	THROUGH-HOLE	GULL WING
Terminal location	DUAL	DUAL	DUAL	DUAL	DUAL
Is it lead-free?	Lead free	Lead free	-	Lead free	Lead free
Is it Rohs certified?	conform to	conform to	-	conform to	conform to
Maker	Renesas Electronics Corporation	Renesas Electronics Corporation	-	Renesas Electronics Corporation	Renesas Electronics Corporation
Parts packaging code	SOIC	SOIC	-	DIP	TSSOP
package instruction	3.95 X 8.65 MM, 1.27 MM PITCH, PLASTIC, SOP-14	SOP, SOP14,.3	-	6.30 X 19.20 MM, 2.54 MM PITCH, PLASTIC, DIP-14	4.4 X 5 MM, 0.65 MM PITCH, PLASTIC, TSSOP-14
Contacts	14	14	-	14	14
Reach Compliance Code	compliant	compli	-	unknow	compliant
ECCN code	EAR99	EAR99	-	EAR99	EAR99
JESD-30 code	R-PDSO-G14	R-PDSO-G14	-	R-PDIP-T14	R-PDSO-G14
length	8.65 mm	10.06 mm	-	19.2 mm	5 mm
Load capacitance (CL)	50 pF	50 pF	-	50 pF	50 pF
Logic integrated circuit type	NAND GATE	NAND GATE	-	NAND GATE	NAND GATE
MaximumI(ol)	0.004 A	0.004 A	-	0.004 A	0.004 A
Humidity sensitivity level	1	1	-	1	1
Number of entries	2	2	-	2	2
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	-	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	SOP	SOP	-	DIP	TSSOP
Encapsulate equivalent code	SOP14,.25	SOP14,.3	-	DIP14,.3	TSSOP14,.25
Package shape	RECTANGULAR	RECTANGULAR	-	RECTANGULAR	RECTANGULAR
Package form	SMALL OUTLINE	SMALL OUTLINE	-	IN-LINE	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
method of packing	TAPE AND REEL	TAPE AND REEL	-	-	TAPE AND REEL
Peak Reflow Temperature (Celsius)	260	260	-	NOT SPECIFIED	260
power supply	2/6 V	2/6 V	-	2/6 V	2/6 V
propagation delay (tpd)	115 ns	115 ns	-	115 ns	115 ns
Certification status	Not Qualified	Not Qualified	-	Not Qualified	Not Qualified
Schmitt trigger	NO	NO	-	NO	NO
Maximum seat height	1.75 mm	2.2 mm	-	5.06 mm	1.1 mm
Maximum supply voltage (Vsup)	6 V	6 V	-	6 V	6 V
Minimum supply voltage (Vsup)	2 V	2 V	-	2 V	2 V
Nominal supply voltage (Vsup)	4.5 V	4.5 V	-	4.5 V	4.5 V
surface mount	YES	YES	-	NO	YES
technology	CMOS	CMOS	-	CMOS	CMOS
Terminal pitch	1.27 mm	1.27 mm	-	2.54 mm	0.65 mm
Maximum time at peak reflow temperature	NOT SPECIFIED	NOT SPECIFIED	-	NOT SPECIFIED	NOT SPECIFIED
width	3.95 mm	5.5 mm	-	7.62 mm	4.4 mm
Base Number Matches	1	-	-	1	1

Recommended Resources

Radio remote control doorbell circuit c

Simple power-on delay trigger circuit

JUO116 internal circuit diagram

Basic application circuit of LT1074,76

High voltage fast photocoupler and application circuit

Comparator LED flash circuit

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components