GS832236AB-375MT datasheet, PDF

Datasheet> All Categories > storage> storage> GS832236AB-375MT

GS832236AB-375MT: DescriptionCache SRAM, 1MX36, 4.2ns, CMOS, PBGA119, FPBGA-119; Categorystorage storage; File Size488KB，35 Pages; ManufacturerGSI Technology; Websitehttp://www.gsitechnology.com/

Download Datasheet Parametric Compare View All

GS832236AB-375MT Overview

Cache SRAM, 1MX36, 4.2ns, CMOS, PBGA119, FPBGA-119

GS832236AB-375MT Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
package instruction	BGA, BGA119,7X17,50
Reach Compliance Code	compliant
ECCN code	3A991.B.2.B
Maximum access time	4.2 ns
Other features	IT ALSO OPERATES AT 3 V TO 3.6 V SUPPLY VOLTAGE
Maximum clock frequency (fCLK)	375 MHz
I/O type	COMMON
JESD-30 code	R-PBGA-B119
length	22 mm
memory density	37748736 bit
Memory IC Type	CACHE SRAM
memory width	36
Number of functions	1
Number of terminals	119
word count	1048576 words
character code	1000000
Operating mode	SYNCHRONOUS
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
organize	1MX36
Output characteristics	3-STATE
Package body material	PLASTIC/EPOXY
encapsulated code	BGA
Encapsulate equivalent code	BGA119,7X17,50
Package shape	RECTANGULAR
Package form	GRID ARRAY
Parallel/Serial	PARALLEL
power supply	2.5/3.3 V
Certification status	Not Qualified
Maximum seat height	1.99 mm
Maximum standby current	0.09 A
Minimum standby current	2.3 V
Maximum slew rate	0.4 mA
Maximum supply voltage (Vsup)	2.7 V
Minimum supply voltage (Vsup)	2.3 V
Nominal supply voltage (Vsup)	2.5 V
surface mount	YES
technology	CMOS
Temperature level	MILITARY
Terminal form	BALL
Terminal pitch	1.27 mm
Terminal location	BOTTOM
width	14 mm
Base Number Matches	1

Preview

Download Datasheet

View All

GS832218/36A(B/D)-375M

119 & 165 BGA

Military Temp

Features

• Military Temperature Range

• FT pin for user-configurable flow through or pipeline operation

• Single/Dual Cycle Deselect selectable

• IEEE 1149.1 JTAG-compatible Boundary Scan

• ZQ mode pin for user-selectable high/low output drive

• 2.5 V +10%/–10% core power supply

• 3.3 V +10%/–10% core power supply

• 2.5 V or 3.3 V I/O supply

• LBO pin for Linear or Interleaved Burst mode

• Internal input resistors on mode pins allow floating mode pins

• Default to SCD x18/x36 Interleaved Pipeline mode

• Byte Write (BW) and/or Global Write (GW) operation

• Internal self-timed write cycle

• Automatic power-down for portable applications

• JEDEC-standard 119-bump and 165-bump BGA packages

2M x 18, 1M x 36

36Mb S/DCD Sync Burst SRAMs

375 MHz

2.5 V or 3.3 V V

2.5 V or 3.3 V I/O

Flow Through/Pipeline Reads

The function of the Data Output register can be controlled by the

user via the FT mode . Holding the FT mode pin low places the

RAM in Flow Through mode, causing output data to bypass the

Data Output Register. Holding FT high places the RAM in

Pipeline mode, activating the rising-edge-triggered Data Output

SCD and DCD Pipelined Reads

The GS832218/36A(B/D)-375M is a SCD (Single Cycle Deselect)

and DCD (Dual Cycle Deselect) pipelined synchronous SRAM.

DCD SRAMs pipeline disable commands to the same degree as

read commands. SCD SRAMs pipeline deselect commands one

stage less than read commands. SCD RAMs begin turning off

their outputs immediately after the deselect command has been

captured in the input registers. DCD RAMs hold the deselect

command for one full cycle and then begin turning off their

outputs just after the second rising edge of clock. The user may

configure this SRAM for either mode of operation using the SCD

mode input.

Byte Write and Global Write

Byte write operation is performed by using Byte Write enable

(BW) input combined with one or more individual byte write

signals (Bx). In addition, Global Write (GW) is available for

writing all bytes at one time, regardless of the Byte Write control

inputs.

FLXDrive™

The ZQ pin allows selection between high drive strength (ZQ low)

for multi-drop bus applications and normal drive strength (ZQ

floating or high) point-to-point applications. See the Output Driver

Characteristics chart for details.

Core and Interface Voltages

The GS83218/36A(B/D)-375M operates on a 2.5 V or 3.3 V

power supply. All input are 3.3 V and 2.5 V compatible. Separate

output power (V

DDQ

) pins are used to decouple output noise from

the internal circuits and are 3.3 V and 2.5 V compatible.

Functional Description

Applications

The GS832218/36A(B/D)-375M is a

37,748,736

-bit high

performance synchronous SRAM with a 2-bit burst address

counter. Although of a type originally developed for Level 2

Cache applications supporting high performance CPUs, the device

now finds application in synchronous SRAM applications, ranging

from DSP main store to networking chip set support.

Controls

Addresses, data I/Os, chip enable (E1), address burst control

inputs (ADSP, ADSC, ADV), and write control inputs (Bx, BW,

GW) are synchronous and are controlled by a positive-edge-

triggered clock input (CK). Output enable (G) and power down

control (ZZ) are asynchronous inputs. Burst cycles can be initiated

with either ADSP or ADSC inputs. In Burst mode, subsequent

burst addresses are generated internally and are controlled by

ADV. The burst address counter may be configured to count in

either linear or interleave order with the Linear Burst Order (LBO)

input. The Burst function need not be used. New addresses can be

loaded on every cycle with no degradation of chip performance.

Parameter Synopsis

tCycle

Curr

(x18)

Curr

(x36)

tCycle

Curr

(x18)

Curr

(x36)

-375M

2.5

2.66

400

475

4.2

295

360

Unit

Pipeline

3-1-1-1

Flow Through

2-1-1-1

Rev: 1.01 3/2014

1/35

Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.

GS832236AB-375MT Related Products

	GS832236AB-375MT	GS832236AB-375M	GS832218AB-375MT	GS832218AD-375MT
Description	Cache SRAM, 1MX36, 4.2ns, CMOS, PBGA119, FPBGA-119	Cache SRAM, 1MX36, 4.2ns, CMOS, PBGA119, FPBGA-119	Cache SRAM, 2MX18, 4.2ns, CMOS, PBGA119, FPBGA-119	Cache SRAM, 2MX18, 4.2ns, CMOS, PBGA165, FPBGA-165
Is it Rohs certified?	incompatible	incompatible	incompatible	incompatible
package instruction	BGA, BGA119,7X17,50	BGA, BGA119,7X17,50	BGA, BGA119,7X17,50	LBGA, BGA165,11X15,40
Reach Compliance Code	compliant	compliant	compliant	compliant
ECCN code	3A991.B.2.B	3A991.B.2.B	3A991.B.2.B	3A991.B.2.B
Maximum access time	4.2 ns	4.2 ns	4.2 ns	4.2 ns
Other features	IT ALSO OPERATES AT 3 V TO 3.6 V SUPPLY VOLTAGE	IT ALSO OPERATES AT 3 V TO 3.6 V SUPPLY VOLTAGE	IT ALSO OPERATES AT 3 V TO 3.6 V SUPPLY VOLTAGE	IT ALSO OPERATES AT 3 V TO 3.6 V SUPPLY VOLTAGE
Maximum clock frequency (fCLK)	375 MHz	375 MHz	375 MHz	375 MHz
I/O type	COMMON	COMMON	COMMON	COMMON
JESD-30 code	R-PBGA-B119	R-PBGA-B119	R-PBGA-B119	R-PBGA-B165
length	22 mm	22 mm	22 mm	15 mm
memory density	37748736 bit	37748736 bit	37748736 bit	37748736 bit
Memory IC Type	CACHE SRAM	CACHE SRAM	CACHE SRAM	CACHE SRAM
memory width	36	36	18	18
Number of functions	1	1	1	1
Number of terminals	119	119	119	165
word count	1048576 words	1048576 words	2097152 words	2097152 words
character code	1000000	1000000	2000000	2000000
Operating mode	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS
Maximum operating temperature	125 °C	125 °C	125 °C	125 °C
Minimum operating temperature	-55 °C	-55 °C	-55 °C	-55 °C
organize	1MX36	1MX36	2MX18	2MX18
Output characteristics	3-STATE	3-STATE	3-STATE	3-STATE
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	BGA	BGA	BGA	LBGA
Encapsulate equivalent code	BGA119,7X17,50	BGA119,7X17,50	BGA119,7X17,50	BGA165,11X15,40
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	GRID ARRAY	GRID ARRAY	GRID ARRAY	GRID ARRAY, LOW PROFILE
Parallel/Serial	PARALLEL	PARALLEL	PARALLEL	PARALLEL
power supply	2.5/3.3 V	2.5/3.3 V	2.5/3.3 V	2.5/3.3 V
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	1.99 mm	1.99 mm	1.99 mm	1.4 mm
Maximum standby current	0.09 A	0.09 A	0.09 A	0.09 A
Minimum standby current	2.3 V	2.3 V	2.3 V	2.3 V
Maximum slew rate	0.4 mA	0.4 mA	0.36 mA	0.36 mA
Maximum supply voltage (Vsup)	2.7 V	2.7 V	2.7 V	2.7 V
Minimum supply voltage (Vsup)	2.3 V	2.3 V	2.3 V	2.3 V
Nominal supply voltage (Vsup)	2.5 V	2.5 V	2.5 V	2.5 V
surface mount	YES	YES	YES	YES
technology	CMOS	CMOS	CMOS	CMOS
Temperature level	MILITARY	MILITARY	MILITARY	MILITARY
Terminal form	BALL	BALL	BALL	BALL
Terminal pitch	1.27 mm	1.27 mm	1.27 mm	1 mm
Terminal location	BOTTOM	BOTTOM	BOTTOM	BOTTOM
width	14 mm	14 mm	14 mm	13 mm

Recommended Resources

Capacitive sensor system circuit

Two-wire temperature measurement-frequency converter

Light-controlled road construction warning circuit

LA4287 sound circuit

Switching power supply drive circuit

Electronic hot water bottle circuit diagram 01

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components