A0850MPR2A datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> A0850MPR2A

A0850MPR2A: DescriptionMicroprocessor, 32-Bit, 850MHz, CMOS, CPGA462; CategoryThe embedded processor and controller Microcontrollers and processors; File Size1MB，84 Pages; ManufacturerAMD; Websitehttp://www.amd.com

Download Datasheet Parametric View All

A0850MPR2A Overview

Microprocessor, 32-Bit, 850MHz, CMOS, CPGA462

A0850MPR2A Parametric

Parameter Name	Attribute value
Parts packaging code	PGA
package instruction	PGA,
Contacts	462
Reach Compliance Code	unknown
ECCN code	3A001.A.3
bit size	32
boundary scan	YES
maximum clock frequency	100 MHz
External data bus width	64
Format	FLOATING POINT
Integrated cache	YES
JESD-30 code	S-CPGA-P462
low power mode	YES
Number of terminals	462
Package body material	CERAMIC, METAL-SEALED COFIRED
encapsulated code	PGA
Package shape	SQUARE
Package form	GRID ARRAY
Certification status	Not Qualified
speed	850 MHz
Maximum supply voltage	1.85 V
Minimum supply voltage	1.65 V
Nominal supply voltage	1.7 V
surface mount	NO
technology	CMOS
Terminal form	PIN/PEG
Terminal location	PERPENDICULAR
uPs/uCs/peripheral integrated circuit type	MICROPROCESSOR
Base Number Matches	1

Preview

Download Datasheet

View All

Preliminary Information

AMD Athlon

Processor

PGA

Data Sheet

Publication #

23792

Rev:

Issue Date:

August 2000

Preliminary Information

23792C—August 2000

AMD Athlon™ Processor PGA Data Sheet

Contents

Revision History. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . xi

About This Data Sheet1

Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3

1.1

2.1

2.2

2.3

2.4

AMD Athlon™ Processor Microarchitecture Summary . . . . . 4

Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7

Signaling Technology . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7

Push-Pull (PP) Drivers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8

AMD Athlon System Bus Signals . . . . . . . . . . . . . . . . . . . . . . . 8

Interface Signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7

Logic Symbol Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9

Power Management . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11

4.1

Power Management States . . . . . . . . . . . . . . . . . . . . . . . . . . . 11

Full-On . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12

Halt State . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12

Stop Grant and Sleep States. . . . . . . . . . . . . . . . . . . . . . . . . . . 12

Probe State. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13

Connection and Disconnection Protocol . . . . . . . . . . . . . . . . 13

Connection Protocol . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14

Connection State Machines . . . . . . . . . . . . . . . . . . . . . . . . . . . 17

4.2

Thermal Design . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19

Electrical Data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21

6.1

6.2

6.3

6.4

6.5

6.6

6.7

6.8

6.9

6.10

6.11

6.12

6.13

6.14

Conventions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22

Voltage Identification (VID[4:0]) . . . . . . . . . . . . . . . . . . . . . . 23

Frequency Identification (FID[3:0]) . . . . . . . . . . . . . . . . . . . . 23

SYSCLK and SYSCLK# . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23

VCCA AC and DC Characteristics . . . . . . . . . . . . . . . . . . . . . 24

Decoupling . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24

Operating Ranges . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24

Absolute Ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25

Power Dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25

SYSCLK and SYSCLK# AC and DC Characteristics . . . . . . 26

AMD Athlon System Bus Pins AC/DC Characteristics . . . . . 27

AMD Athlon System Bus AC Characteristics . . . . . . . . . . . . 28

General AC and DC Characteristics . . . . . . . . . . . . . . . . . . . . 29

APIC Pins AC and DC Characteristics . . . . . . . . . . . . . . . . . . 31

Contents

iii

Preliminary Information

AMD Athlon™ Processor PGA Data Sheet

23792C—August 2000

Signal and Power-Up Requirements . . . . . . . . . . . . . . . . . . . . 33

7.1

Power-Up Requirements . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33

Signal Sequence and Timing Description . . . . . . . . . . . . . . . . 33

Clock Multiplier Selection (FID[3:0]) . . . . . . . . . . . . . . . . . . . 36

Processor Warm Reset Requirements . . . . . . . . . . . . . . . . . . 38

The AMD Athlon Processor and Northbridge Reset Pins . . . 38

Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39

Pinout Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39

Socket Tabs for Heatsink Clips . . . . . . . . . . . . . . . . . . . . . . . . 41

Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43

Pin List . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 51

Detailed Pin Descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . 59

A20M# Pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 59

AMD Athlon System Bus Pins . . . . . . . . . . . . . . . . . . . . . . . . . 59

Analog Pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 59

CLKFWDRST Pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 59

CLKIN, RSTCLK (SYSCLK) Pins. . . . . . . . . . . . . . . . . . . . . . . 59

CONNECT Pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 59

COREFB and COREFB# Pins . . . . . . . . . . . . . . . . . . . . . . . . . . 59

DBRDY and DBREQ# Pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . 59

FERR Pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 59

FID[3:0] Pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60

FLUSH# Pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 61

IGNNE# Pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 61

INIT# Pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 61

INTR Pin. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 61

JTAG Pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 61

K7CLKOUT and K7CLKOUT# Pins. . . . . . . . . . . . . . . . . . . . . 61

Key Pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 61

NC Pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 61

NMI Pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 62

PGA Orientation Pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 62

PLL Bypass and Test Pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 62

PWROK Pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 62

SADDIN[1]# and SADDOUT[1:0]# Pins . . . . . . . . . . . . . . . . . 62

Scan Pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 62

SCHECK[7:0]# Pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 62

SMI# Pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 62

STPCLK# Pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 63

SYSCLK and SYSCLK# Pins . . . . . . . . . . . . . . . . . . . . . . . . . . 63

SYSVREFMODE Pin. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 63

VCCA Pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 63

VID[4:0] Pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 63

VREFSYS Pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 64

ZN, VCC_Z, ZP, and VSS_Z Pins . . . . . . . . . . . . . . . . . . . . . . . 64

7.2

Mechanical Data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39

8.1

8.2

8.3

Pin Descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43

9.1

9.2

9.3

Contents

Recommended Resources

External memory circuit of Hisense KFR-25GW-06BP inverter air conditioner indoor unit microprocessor

CD4098 pulse delay and stretching circuit

Bird call analog signal generator circuit

Circuit diagram of a 12-bit analog-to-analog converter composed of two 8-bit analog-to-analog converters

Parallel application circuit diagram of two LM396

Smart transmitter circuit with HART interface

NXP Rapid IoT Review Summary and Highlights (Updated January 25): [font=微软雅黑][size=4]Event details: [/size][/font][url=https://www.eeworld.com.cn/huodong/NXP_RapidIoT_20181120/index.html]Click here to view [/url][font=微软雅黑][size=4] [/size][/font][font=微软雅黑][size=4]T...; nmg RF/Wirelessly

Essence ESP-S3-12K (Part 1) ---- Unboxing: It should be the first batch of development boards and modules of the new esp32s3 from Anxinke that the whole network got. Thanks to Anxinke, the development boards and modules were sent to me as soon...; RCSN Domestic Chip Exchange

Medical device EMC and safety testing: Medical device EMC and safety testing1. What does A-a2, Ba mean in dielectric strength test? 2. Leakage current test 1. What does it mean to add 110% grid voltage to SIP/SOP? 2.What do B, BF, and CF m...; QWE4562009 Discrete Device

Can you share your experience in learning layout design?: As title...; 香蕉香蕉香蕉 RF/Wirelessly

[Xingkong board Python programming learning main control board] Open source - Xingkong board expansion board (conversion board) design: The IO interface of the Xingkong board is at a 3.3V voltage level, and some of my own modules are not the same as the module interfaces of DF, so I designed an adapter board that can connect to the Xi...; jinyi7016 Embedded System

MSP430G2553 programming problem: two lights flash alternately: I am a self-taught novice (very new!) and I saw a program and I don't know how to understand it. I hope the experts can help me! #include void main(void) { WDTCTL = WDTPW + WDTHOLD; // Stop watchdog t...; Timfma7 Embedded System

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components