UPD4442161GF-A85Y datasheet, PDF

Datasheet> All Categories > storage> storage> UPD4442161GF-A85Y

UPD4442161GF-A85Y: DescriptionCache SRAM, 256KX16, 8.5ns, CMOS, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, PLASTIC, LQFP-100; Categorystorage storage; File Size239KB，24 Pages; ManufacturerNEC Electronics

Download Datasheet Parametric View All

UPD4442161GF-A85Y Overview

Cache SRAM, 256KX16, 8.5ns, CMOS, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, PLASTIC, LQFP-100

UPD4442161GF-A85Y Parametric

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Parts packaging code	QFP
package instruction	LQFP,
Contacts	100
Reach Compliance Code	compliant
ECCN code	3A991.B.2.A
Maximum access time	8.5 ns
JESD-30 code	R-PQFP-G100
JESD-609 code	e0
length	20 mm
memory density	4194304 bit
Memory IC Type	CACHE SRAM
memory width	16
Number of functions	1
Number of terminals	100
word count	262144 words
character code	256000
Operating mode	SYNCHRONOUS
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
organize	256KX16
Package body material	PLASTIC/EPOXY
encapsulated code	LQFP
Package shape	RECTANGULAR
Package form	FLATPACK, LOW PROFILE
Parallel/Serial	PARALLEL
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
Certification status	Not Qualified
Maximum seat height	1.7 mm
Maximum supply voltage (Vsup)	3.465 V
Minimum supply voltage (Vsup)	3.135 V
Nominal supply voltage (Vsup)	3.3 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	TIN LEAD
Terminal form	GULL WING
Terminal pitch	0.65 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	NOT SPECIFIED
width	14 mm
Base Number Matches	1

Preview

Download Datasheet

View All

PRELIMINARY DATA SHEET

MOS INTEGRATED CIRCUIT

PD4442161-Y, 4442181-Y, 4442321-Y, 4442361-Y

4M-BIT CMOS SYNCHRONOUS FAST SRAM

FLOW THROUGH OPERATION

Description

The

PD4442161-Y is a 262,144-word by 16-bit, the

PD4442181-Y is a 262,144-word by 18-bit, the

PD4442321-Y

is a 131,072-word by 32-bit and the

PD4442361-Y is a 131,072-word by 36-bit synchronous static RAM fabricated

with advanced CMOS technology using Full-CMOS six-transistor memory cell.

The

PD4442161-Y,

PD4442181-Y,

PD4442321-Y and

PD4442361-Y integrate unique synchronous peripheral

circuitry, 2-bit burst counter and output buffer as well as SRAM core. All input registers are controlled by a positive

edge of the single clock input (CLK).

The

PD4442161-Y,

PD4442181-Y,

PD4442321-Y and

PD4442361-Y are suitable for applications which require

synchronous operation, high speed, low voltage, high density and wide bit configuration, such as cache and buffer

memory.

ZZ has to be set LOW at the normal operation. When ZZ is set HIGH, the SRAM enters Power Down State (“Sleep”).

In the “Sleep” state, the SRAM internal state is preserved. When ZZ is set LOW again, the SRAM resumes normal

operation.

The

PD4442161-Y,

PD4442181-Y,

PD4442321-Y and

PD4442361-Y are packaged in 100-pin PLASTIC LQFP

with a 1.4 mm package thickness for high density and low capacitive loading.

Features

•

3.3 V (A version) or 2.5 V (C version) Core Supply

•

Synchronous operation

•

Extended operating temperature (T

= –40 to +85

°C)

•

Internally self-timed write control

•

Burst read / write : Interleaved burst and linear burst sequence

•

Fully registered inputs for flow through operation

•

All registers triggered off positive clock edge

•

3.3 V or 2.5 V LVTTL Compatible : All inputs and outputs

•

Fast clock access time : 6.5 ns (133 MHz), 7.5 ns (117 MHz), 8.5 ns (100 MHz)

•

Asynchronous output enable : /G

•

Burst sequence selectable : MODE

•

Sleep mode : ZZ (ZZ = Open or Low : Normal operation)

•

Separate byte write enable : /BW1 - /BW4 (

PD4442321-Y,

PD4442361-Y), /BW1 - /BW2 (

PD4442161-Y,

PD4442181-Y), /BWE

Global write enable : /GW

•

Three chip enables for easy depth expansion

•

Common I/O using three state outputs

The information in this document is subject to change without notice. Before using this document, please

confirm that this is the latest version.

Not all devices/types available in every country. Please check with local NEC representative for

availability and additional information.

Document No. M15502EJ1V0DS00 (1st edition)

Date Published May 2001 NS CP(K)

Printed in Japan

2001

Recommended Resources

Maintenance skills and common faults of switching power supply

Low power consumption regulated power supply circuit with overload protection a

Breeze block circuit using capacitor to reduce voltage

Window detector circuit diagram D

8-bit successive approximation AD conversion circuit

Sensitive Photorelay Circuit

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components