RD-14597F1-402K datasheet, PDF

RD-14597F1-402K: DescriptionSynchro or Resolver to Digital Converter, Hybrid, CDFP36, CERAMIC, FP-36; CategoryAnalog mixed-signal IC converter; File Size417KB，14 Pages; ManufacturerData Device Corporation

Download Datasheet Parametric View All

RD-14597F1-402K Overview

Synchro or Resolver to Digital Converter, Hybrid, CDFP36, CERAMIC, FP-36

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Parts packaging code	DFP
package instruction	CERAMIC, FP-36
Contacts	36
Reach Compliance Code	compliant
ECCN code	EAR99
Other features	BUILT-IN-TEST, PROGRAMMABLE RESOLUTION
Maximum analog input voltage	11.8 V
Maximum angular accuracy	5.2 arc min
Converter type	SYNCHRO OR RESOLVER TO DIGITAL CONVERTER
JESD-30 code	R-CDFP-F36
JESD-609 code	e0
Number of digits	16
Number of functions	1
Number of terminals	36
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package body material	CERAMIC, METAL-SEALED COFIRED
encapsulated code	DFP
Package shape	RECTANGULAR
Package form	FLATPACK
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
Certification status	Not Qualified
Maximum seat height	5.334 mm
Signal/output frequency	400 Hz
Maximum supply voltage	5.5 V
Minimum supply voltage	4.5 V
Nominal supply voltage	5 V
surface mount	YES
technology	HYBRID
Temperature level	MILITARY
Terminal surface	TIN LEAD
Terminal form	FLAT
Terminal pitch	2.54 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
Base Number Matches	1

Boost circuit problem: I use USB power supply and want to increase the voltage to about 11V to power the OPA in the following circuit. Iencountered a very strange situation. After using FP6291 for a period of time (the time...; hau30729 Power technology

The concepts of FPGA and ASIC, their differences: [backcolor=white][size=4][color=#000000](In today's electronic devices, the application of integrated circuits has become more and more extensive, involving almost every electronic device. Integrated ...; fish001 Analogue and Mixed Signal

How to add own image processing operations to the zynq video pipeline?: As the title says, I have now established a video channel on ZYNQ: The general situation of the channel is as follows:/************config hls ip********/ voidConfigureHlsIP(XImgprocess_top *ImgProcess...; 六安飞雨 FPGA/CPLD

There is a 2G module with 1800M exceeding the standard by 1DB. Has anyone encountered this? Please share your experience.: There is a 2G module with 1800M exceeding the standard by 1DB. Has anyone encountered this? Please share your experience....; QWE4562009 Test/Measurement

DC-DC Applications: I would like to ask if the FB pin of the DC-DC BUCK chip can be directly connected to the ground through a resistor to output all the inputs?...; 阿卡时间段 Power technology

Please tell me the DSP code and FW: Could you please tell me the difference between the FW of DSP code and general spi flash? Thank you....; apl500 DSP and ARM Processors

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components