SD-14597D2-224L datasheet, PDF

SD-14597D2-224L: DescriptionSynchro or Resolver to Digital Converter, Hybrid, DDIP-36; CategoryAnalog mixed-signal IC converter; File Size417KB，14 Pages; ManufacturerData Device Corporation

Download Datasheet Parametric View All

SD-14597D2-224L Overview

Synchro or Resolver to Digital Converter, Hybrid, DDIP-36

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Parts packaging code	DIP
package instruction	DDIP-36
Contacts	36
Reach Compliance Code	compliant
ECCN code	EAR99
Other features	BUILT-IN-TEST, PROGRAMMABLE RESOLUTION
Maximum analog input voltage	90 V
Maximum angular accuracy	2.6 arc min
Converter type	SYNCHRO OR RESOLVER TO DIGITAL CONVERTER
JESD-30 code	R-XDIP-P36
JESD-609 code	e0
Number of digits	16
Number of functions	1
Number of terminals	36
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Package body material	UNSPECIFIED
encapsulated code	QIP
Package shape	RECTANGULAR
Package form	IN-LINE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
Certification status	Not Qualified
Maximum seat height	5.69 mm
Signal/output frequency	400 Hz
Maximum supply voltage	5.5 V
Minimum supply voltage	4.5 V
Nominal supply voltage	5 V
surface mount	NO
technology	HYBRID
Temperature level	INDUSTRIAL
Terminal surface	TIN LEAD
Terminal form	PIN/PEG
Terminal pitch	2.54 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
width	15.24 mm
Base Number Matches	1

[Repost] Popular Science of Components: Lithium-ion Capacitors: [p=25, null, left][color=rgb(51, 51, 51)][font=Avenir,][b]1. Brief description [/b][/font][/color][/p][p=25, null, left][color=rgb(51, 51, 51)][font=Avenir,]Lithium ion capacitor is a hybrid capacitor...; 皇华Ameya360 Integrated technical exchanges

Resistor Programmable Oscillator: Building a clock should be one of the simplest engineering design tasks, unless you need it to be small, stable, and adjustable. 　　Some traditional approaches require a 555-type timer, or a comparator...; fighting FPGA/CPLD

BYD e6 battery pack battery management system: [i=s]This post was last edited by qwqwqw2088 on 2019-4-1 20:39[/i] [size=4]1. BYD e6 electric vehicle battery pack[/size] [size=4] The e6 electric vehicle uses lithium iron phosphate battery, also kno...; qwqwqw2088 Analogue and Mixed Signal

Reward for help to convert these two files into altium designe can open: ...; z45217 PCB Design

TMS320C54x DSP CPU and Peripherals (Part 2): Chapter 3 Data AddressingC54x provides seven types of addressing modes: lImmediateaddressing Absoluteaddressing lAccumulatoraddressing Directaddressing Indirectaddressing Memory -mapped register addre...; andychu DSP and ARM Processors

Buck circuit principle and PCB layout and wiring considerations: Buck architecture:When the switch is closed:When the switch is off:According to the volt-second balance theorem, we can get: (Vin-Vout)*DT=Vout(1-D)T===Vin/Vout=D1In actual DCDC applications:When Q1 i...; Jacktang Analogue and Mixed Signal

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components