EEWORLDEEWORLDEEWORLD

Part Number

Search

KM68V1002AT-15

Description
Standard SRAM, 128KX8, 15ns, CMOS, PDSO32, 0.400 INCH, PLASTIC, TSOP2-32
Categorystorage    storage   
File Size321KB,6 Pages
ManufacturerSAMSUNG
Websitehttp://www.samsung.com/Products/Semiconductor/
Download Datasheet Parametric View All

KM68V1002AT-15 Overview

Standard SRAM, 128KX8, 15ns, CMOS, PDSO32, 0.400 INCH, PLASTIC, TSOP2-32

KM68V1002AT-15 Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
Parts packaging codeTSOP2
package instructionTSOP2, TSOP32,.46
Contacts32
Reach Compliance Codeunknown
ECCN code3A991.B.2.B
Maximum access time15 ns
Other featuresTTL COMPATIBLE INPUTS AND OUTPUTS
I/O typeCOMMON
JESD-30 codeR-PDSO-G32
JESD-609 codee0
length20.95 mm
memory density1048576 bit
Memory IC TypeSTANDARD SRAM
memory width8
Number of functions1
Number of ports1
Number of terminals32
word count131072 words
character code128000
Operating modeASYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize128KX8
Output characteristics3-STATE
ExportableYES
Package body materialPLASTIC/EPOXY
encapsulated codeTSOP2
Encapsulate equivalent codeTSOP32,.46
Package shapeRECTANGULAR
Package formSMALL OUTLINE, THIN PROFILE
Parallel/SerialPARALLEL
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply3.3 V
Certification statusNot Qualified
Maximum seat height1.2 mm
Maximum standby current0.005 A
Minimum standby current3 V
Maximum slew rate0.135 mA
Maximum supply voltage (Vsup)3.6 V
Minimum supply voltage (Vsup)3 V
Nominal supply voltage (Vsup)3.3 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formGULL WING
Terminal pitch1.27 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
width10.16 mm
Base Number Matches1
Research on high-speed and high-precision frequency measurement based on FPGA.docx
Research on high-speed and high-precision frequency measurement based on FPGA.docx...
雷北城 EE_FPGA Learning Park
EEWORLD University ---- Live playback: How to develop AI camera applications faster, simpler and at a lower cost
Live playback: How to develop AI camera applications faster, simpler and at a lower cost : https://training.eeworld.com.cn/course/27381...
hi5 Integrated technical exchanges
Power Factor Compensation and PFC Technology
[i=s] This post was last edited by qwqwqw2088 on 2019-5-27 07:17 [/i] [size=4]What is power factor compensation and what is power factor correction: [/size] [size=4] [/size] [size=4] Power factor comp...
qwqwqw2088 Analogue and Mixed Signal
Shanghai Semiconductor Equipment Company Recruitment: FPGA Engineer (3 years, 25-35k)
Senior FPGA Engineer (Under 33 years old 25-35k*14+year-end bonus)Job Description:1 Complete demand analysis according to system hardware structure;2 Complete FPGA logic design according to applicatio...
职涯有乐 Recruitment
Mixer Spurious Analysis
The system's up and down frequency conversion cannot be separated from the stray. Strictly speaking, all communications cannot be separated from the stray....
btty038 RF/Wirelessly
High-speed PCB signal routing rules TOP9 and 12 PCB wiring skills
[align=left][font="][size=5][color=#ff0000]Note: This post is forwarded for others to share. I have no experience in high-speed wiring. Save it first. [/color][/size][/font][/align][align=left][color=...
18379433374 PCB Design

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号