EEWORLDEEWORLDEEWORLD

Part Number

Search

NM93CS56LZEM8X

Description
EEPROM, 128X16, Serial, CMOS, PDSO8, 0.150 INCH, PLASTIC, SO-8
Categorystorage    storage   
File Size164KB,16 Pages
ManufacturerFairchild
Websitehttp://www.fairchildsemi.com/
Download Datasheet Parametric View All

NM93CS56LZEM8X Overview

EEPROM, 128X16, Serial, CMOS, PDSO8, 0.150 INCH, PLASTIC, SO-8

NM93CS56LZEM8X Parametric

Parameter NameAttribute value
Parts packaging codeSOIC
package instructionSOP,
Contacts8
Reach Compliance Codeunknown
ECCN codeEAR99
Is SamacsysN
Other featuresDATA RETENTION=40 YEARS
Maximum clock frequency (fCLK)0.25 MHz
Data retention time - minimum40
JESD-30 codeR-PDSO-G8
length4.9 mm
memory density2048 bit
Memory IC TypeEEPROM
memory width16
Number of functions1
Number of terminals8
word count128 words
character code128
Operating modeSYNCHRONOUS
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
organize128X16
Package body materialPLASTIC/EPOXY
encapsulated codeSOP
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Parallel/SerialSERIAL
Certification statusNot Qualified
Maximum seat height1.75 mm
Serial bus typeMICROWIRE
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)2.7 V
Nominal supply voltage (Vsup)3.3 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal formGULL WING
Terminal pitch1.27 mm
Terminal locationDUAL
width3.9 mm
Maximum write cycle time (tWC)15 ms
Base Number Matches1
NM93CS56 (MICROWIRE Bus Interface) 2048-Bit Serial EEPROM
with Data Protect and Sequential Read
February 2000
NM93CS56
(MICROWIRE™ Bus Interface) 2048-Bit Serial EEPROM
with Data Protect and Sequential Read
General Description
NM93CS56 is a 2048-bit CMOS non-volatile EEPROM organized
as 128 x 16-bit array. This device features MICROWIRE interface
which is a 4-wire serial bus with chipselect (CS), clock (SK), data
input (DI) and data output (DO) signals. This interface is compat-
ible to many of standard Microcontrollers and Microprocessors.
NM93CS56 offers programmable write protection to the memory
array using a special register called Protect Register. Selected
memory locations can be protected against write by programming
this Protect Register with the address of the first memory location
to be protected (all locations greater than or equal to this first
address are then protected from further change). Additionally, this
address can be “permanently locked” into the device, making all
future attempts to change data impossible. In addition this device
features “sequential read”, by which, entire memory can be read
in one cycle instead of multiple single byte read cycles. There are
10 instructions implemented on the NM93CS56, 5 of which are for
memory operations and the remaining 5 are for Protect Register
operations. This device is fabricated using Fairchild Semiconduc-
tor floating-gate CMOS process for high reliability, high endurance
and low power consumption.
“LZ” and “L” versions of NM93CS56 offer very low standby current
making them suitable for low power applications. This device is offered
in both SO and TSSOP packages for small space considerations.
Features
I
Wide V
CC
2.7V - 5.5V
I
Programmable write protection
I
Sequential register read
I
Typical active current of 200µA
10µA standby current typical
1µA standby current typical (L)
0.1µA standby current typical (LZ)
I
No Erase instruction required before Write instruction
I
Self timed write cycle
I
Device status during programming cycles
I
40 year data retention
I
Endurance: 1,000,000 data changes
I
Packages available: 8-pin SO, 8-pin DIP, 8-pin TSSOP
Functional Diagram
CS
SK
DI
INSTRUCTION
REGISTER
V
CC
INSTRUCTION
DECODER
CONTROL LOGIC
AND CLOCK
GENERATORS
PRE
PE
ADDRESS
REGISTER
PROTECT
REGISTER
COMPARATOR
AND
WRITE ENABLE
HIGH VOLTAGE
GENERATOR
AND
PROGRAM
TIMER
DECODER
EEPROM ARRAY
16
READ/WRITE AMPS
16
V
SS
DATA IN/OUT REGISTER
16 BITS
DO
DATA OUT BUFFER
© 1999 Fairchild Semiconductor Corporation
NM93CS56 Rev. F.2
1
www.fairchildsemi.com
Image Algorithm Transplantation to DSP and Its Optimization Steps
When you need to transplant the algorithm you have written to the DSP development board and run it well, what work needs to be done? The following is divided into two parts. The first part is transpla...
fish001 Microcontroller MCU
Matrix keyboard problem
I wrote a program for a matrix keyboard, but it doesn't work very well.Schematic diagram:Code: //Initialize PA8 and PD2 as output ports and enable the clocks of these two ports//LED IO initialization ...
chenbingjy stm32/stm8
TE Learning Center video training at your fingertips
TE Connectivity (TE) Webinar Learning Center has carefully prepared a wealth of technical lectures and video training for you. It not only restores the TE booth at the large exhibition site, but also ...
zqy1111 Sensor
CH224 Circuit Design
The CH224 is so easy to use (this is really worth praising). After doing the initial test, I felt that there was nothing to test, so I started to draw the circuit directly. This time I plan to use the...
dcexpert Domestic Chip Exchange
Principles and Applications of FPGA and Specialized DSP
An FIR filter (Figure 1) stores a series of n data cells, each delayed by one additional cycle. Typically, these data cells are called branches. Each branch is multiplied by a coefficient, and the res...
Aguilera DSP and ARM Processors
Circuit Analysis - What is the purpose of grounding the power supply FB pin?
As shown in the figure, EA reference level Vref = 2.5V, FB pin is grounded,My questions: 1. What will happen if the call is answered at point A in this way? 2. What is the use of this connection metho...
普拉卡图 Switching Power Supply Study Group

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号