PLL Based Clock Driver, 88921 Series, 5 True Output(s), 0 Inverted Output(s), CMOS, PDSO20, SOIC-20
Parameter Name | Attribute value |
Parts packaging code | SOIC |
package instruction | SOP, |
Contacts | 20 |
Reach Compliance Code | unknown |
Is Samacsys | N |
series | 88921 |
Input adjustment | STANDARD |
JESD-30 code | R-PDSO-G20 |
length | 12.8 mm |
Logic integrated circuit type | PLL BASED CLOCK DRIVER |
Number of functions | 1 |
Number of inverted outputs | |
Number of terminals | 20 |
Actual output times | 5 |
Maximum operating temperature | 70 °C |
Minimum operating temperature | |
Package body material | PLASTIC/EPOXY |
encapsulated code | SOP |
Package shape | RECTANGULAR |
Package form | SMALL OUTLINE |
propagation delay (tpd) | 13.5 ns |
Certification status | Not Qualified |
Same Edge Skew-Max(tskwd) | 1 ns |
Maximum seat height | 2.65 mm |
Maximum supply voltage (Vsup) | 5.5 V |
Minimum supply voltage (Vsup) | 4.5 V |
Nominal supply voltage (Vsup) | 5 V |
surface mount | YES |
technology | CMOS |
Temperature level | COMMERCIAL |
Terminal form | GULL WING |
Terminal pitch | 1.27 mm |
Terminal location | DUAL |
width | 7.5 mm |
minfmax | 66 MHz |
Base Number Matches | 1 |