EEWORLDEEWORLDEEWORLD

Part Number

Search

M1AGL1000V2-FG144YC

Description
Field Programmable Gate Array
CategoryProgrammable logic devices    Programmable logic   
File Size11MB,246 Pages
ManufacturerMicrosemi
Websitehttps://www.microsemi.com
Download Datasheet Parametric View All

M1AGL1000V2-FG144YC Overview

Field Programmable Gate Array

M1AGL1000V2-FG144YC Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerMicrosemi
package instruction,
Reach Compliance Codecompliant
Is SamacsysN
JESD-609 codee0
Humidity sensitivity level3
Peak Reflow Temperature (Celsius)235
Programmable logic typeFIELD PROGRAMMABLE GATE ARRAY
Terminal surfaceTIN LEAD
Maximum time at peak reflow temperature20
Base Number Matches1
Revision 20
IGLOO Low Power Flash FPGAs
with Flash*Freeze Technology
Features and Benefits
Low Power
1.2 V to 1.5 V Core Voltage Support for Low Power
Supports Single-Voltage System Operation
5 µW Power Consumption in Flash*Freeze Mode
Low Power Active FPGA Operation
Flash*Freeze Technology Enables Ultra-Low Power
Consumption while Maintaining FPGA Content
• Easy Entry to / Exit from Ultra-Low Power Flash*Freeze Mode
• Bank-Selectable I/O Voltages—up to 4 Banks per Chip
• Single-Ended I/O Standards: LVTTL, LVCMOS
3.3 V / 2.5 V / 1.8 V / 1.5 V / 1.2 V, 3.3 V PCI / 3.3 V PCI-X
,
and LVCMOS 2.5 V / 5.0 V Input
• Differential I/O Standards: LVPECL, LVDS, B-LVDS, and M-
LVDS (AGL250 and above)
• Wide Range Power Supply Voltage Support per JESD8-B,
Allowing I/Os to Operate from 2.7 V to 3.6 V
• Wide Range Power Supply Voltage Support per JESD8-12,
Allowing I/Os to Operate from 1.14 V to 1.575 V
• I/O Registers on Input, Output, and Enable Paths
• Hot-Swappable and Cold-Sparing I/Os
• Programmable Output Slew Rate
and Drive Strength
• Weak Pull-Up/-Down
• IEEE 1149.1 (JTAG) Boundary Scan Test
• Pin-Compatible Packages across the IGLOO Family
• Six CCC Blocks, One with an Integrated PLL
• Configurable Phase Shift, Multiply/Divide, Delay Capabilities,
and External Feedback
• Wide Input Frequency Range (1.5 MHz up to 250 MHz)
High Capacity
• 15K to 1 Million System Gates
• Up to 144 Kbits of True Dual-Port SRAM
• Up to 300 User I/Os
Reprogrammable Flash Technology
130-nm, 7-Layer Metal, Flash-Based CMOS Process
Live-at-Power-Up (LAPU) Level 0 Support
Single-Chip Solution
Retains Programmed Design When Powered Off
250 MHz (1.5 V systems) and 160 MHz (1.2 V systems) System
Performance
Clock Conditioning Circuit (CCC) and PLL
In-System Programming (ISP) and Security
• ISP Using On-Chip 128-Bit Advanced Encryption Standard
(AES) Decryption (except ARM
®
-enabled IGLOO
®
devices) via
JTAG (IEEE 1532–compliant)
• FlashLock
®
Designed to Secure FPGA Contents
Embedded Memory
• 1 kbit of FlashROM User Nonvolatile Memory
• SRAMs and FIFOs with Variable-Aspect-Ratio 4,608-Bit
RAM
Blocks (×1, ×2, ×4, ×9, and ×18 organizations)
• True Dual-Port SRAM (except ×18)
High-Performance Routing Hierarchy
• Segmented, Hierarchical Routing and Clock Structure
ARM Processor Support in IGLOO FPGAs
• M1 IGLOO Devices—Cortex™-M1 Soft Processor Available
with or without Debug
Advanced I/O
• 700 Mbps DDR, LVDS-Capable I/Os (AGL250 and above)
• 1.2 V, 1.5 V, 1.8 V, 2.5 V, and 3.3 V Mixed-Voltage Operation
IGLOO Devices
AGL015
1
ARM-Enabled IGLOO Devices
2
System Gates
15,000
Typical Equivalent Macrocells
128
VersaTiles (D-flip-flops)
384
Flash*Freeze Mode (typical, µW)
5
RAM kbits (1,024 bits)
4,608-Bit Blocks
FlashROM Kbits (1,024 bits)
1
2
AES-Protected ISP
3
Integrated PLL in CCCs
6
VersaNet Globals
4
I/O Banks
2
Maximum User I/Os
49
Package Pins
UC/CS
QFN
VQFP
FBGA
QN68
AGL030
30,000
256
768
5
1
6
2
81
AGL060 AGL125
60,000
512
1,536
10
18
4
1
Yes
1
18
2
96
125,000
1,024
3,072
16
36
8
1
Yes
1
18
2
133
AGL250
M1AGL250
250,000
2,048
6,144
24
36
8
1
Yes
1
18
4
143
AGL400
400,000
9,216
32
54
12
1
Yes
1
18
4
194
AGL600
M1AGL600
600,000
13,824
36
108
24
1
Yes
1
18
4
235
AGL1000
M1AGL1000
1,000,000
24,576
53
144
32
1
Yes
1
18
4
300
UC81
CS121
3
CS81
QN48, QN68, QN132
QN132
VQ100
VQ100
FG144
6
CS196
CS281
CS281
CS121, CS81, CS196
5
CS196
QN132
5,6
QN132
VQ100
VQ100
FG144
FG144, FG256, FG144, FG256, FG144, FG256,
FG144
FG484
FG484
FG484
Notes:
1.
2.
3.
4.
5.
6.
7.
AGL015 is not recommended for new designs
AES is not available for ARM-enabled IGLOO devices.
AGL060 in CS121 does not support the PLL.
Six chip (main) and twelve quadrant global networks are available for AGL060 and above.
The M1AGL250 device does not support this package.
Device/package support TBD.
The
IGLOOe
datasheet and
IGLOOe FPGA Fabric User’s Guide
provide information on higher densities and additional features.
† AGL015 and AGL030 devices do not support this feature.
March 2012
© 2012 Microsemi Corporation
‡ Supported only by AGL015 and AGL030 devices.
I
N32G45x series MCU development and application records using JLINK RTT
Preface What is RTT? RTT (Real Time Transfer) is a technology used to interact with users in embedded systems. It combines the advantages of SWO and semihost and has extremely high performance. Using ...
mameng Programming Basics
Award-winning live broadcast|Webinar-High-speed interface testing: PCIe5.0 test solution
With the development of processor technology, personal computers and work servers have an increasing demand for high-speed data transmission quality in the field of Internet. PCIe, which uses differen...
eric_wang Integrated technical exchanges
Which textbook should I use when learning C language?
Friends, do you still remember the C language course you took in school? Let’s talk about the first C language textbook you came into contact with.I remember that I took a course called C language in ...
UUC Programming Basics
Energy storage emergency power supply-3D model appreciation
3D model of portable energy storage emergency power supply structure design...
qwqwqw2088 Power technology
[Xingkong Board Python Programming Learning Main Control Board] Teach you step by step how to make a real-time weather information board based on Xingkong Board
[i=s]This post was last edited by HonestQiao on 2022-11-11 10:39[/i]The rich interfaces on the Xingkong board allow us to easily access a variety of sensors. The simple network connection method allow...
HonestQiao Embedded System
Pioneer official engineer's dry goods: HPM6000 series BOOT MODE and external circuit design suggestions
1. Introduction The HPM6000 series MCU currently provides different startup methods to facilitate customers to use in different stages such as RD and production.This article provides a description of ...
谍纸天眼 Domestic Chip Exchange

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号