EEWORLDEEWORLDEEWORLD

Part Number

Search

NP00805152G1HRB

Description
CAP,CERAMIC,1.5NF,50VDC,2% -TOL,2% +TOL,NP0 TC CODE,-30,30PPM TC,0805 CASE
CategoryPassive components    capacitor   
File Size408KB,2 Pages
ManufacturerCinetech Industrial Co., Ltd.
Download Datasheet Parametric View All

NP00805152G1HRB Overview

CAP,CERAMIC,1.5NF,50VDC,2% -TOL,2% +TOL,NP0 TC CODE,-30,30PPM TC,0805 CASE

NP00805152G1HRB Parametric

Parameter NameAttribute value
MakerCinetech Industrial Co., Ltd.
package instruction, 0805
Reach Compliance Codeunknown
ECCN codeEAR99
Is SamacsysN
capacitance0.0015 µF
Capacitor typeCERAMIC CAPACITOR
Custom functionsOther Cap. & Volt. Available On Request
dielectric materialsCERAMIC
high1.25 mm
length2 mm
Manufacturer's serial number0805(G,JTOL)
negative tolerance2%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package formSMT
method of packingBulk
positive tolerance2%
Rated (DC) voltage (URdc)50 V
series0805 ( G, J TOL )
size code0805
Temperature characteristic codeNP0
Temperature Coefficient-/+30ppm/Cel ppm/°C
width1.25 mm
Base Number Matches1
[N32L43X Review] 4.Timer&MultiTimer Hardware Timer and Software Timer
N32 has rich timer resources There are two advanced timers (TIM1, TIM8) with PWM complementary output 5 normal timers (TIM2, TIM3, TIM4, TIM5, TIM9) 2 basic timers (TIM6, TIM7) There is also a low pow...
dyc1229 Domestic Chip Exchange
MSP430F5438A and LIS3DSH
As a novice, after many attempts, I still haven't built the necessary code and the understanding of the functions of lis3dsh. I'm here to ask the experts for help....
想做,我要做了 Integrated technical exchanges
Playing with Zynq Serial 47——[ex66] Image Histogram Equalization Processing of MT9V034 Camera
1 System Overview As shown in the figure, this is the principle block diagram of the entire video acquisition system.At the beginning of power-on, FPGA needs to initialize the register configuration o...
ove学习使我快乐 FPGA/CPLD
Anlu SparkRoad Development Board Review (6) Use of FIFO IP
FIFO IP in FPGA plays an important role as a buffer in data transmission. In particular, asynchronous FIFO can easily solve the problem of cross-clock synchronization.  TD provides FIFO IP resources, ...
cruelfox Domestic Chip Exchange
Features and differences of ARM, DSP and FPGA
...
至芯科技FPGA大牛 FPGA/CPLD
[GD32L233C-START Review] 14. RT-Thread kernel and finsh ported to GD32L233
[i=s]This post was last edited by freeelectron on 2022-2-7 13:05[/i]related articles: [GD32L233C-START Review] 1. GD32L233C-START with obvious advantages and disadvantages (unboxing) [GD32L233C-START ...
freeelectron GD32 MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号