EEWORLDEEWORLDEEWORLD

Part Number

Search

5P35023-109NLGI

Description
Clock generator and supporting products Programmable Clock Generator
Categorysemiconductor    The clock and timer IC    The clock generator and supporting products   
File Size406KB,35 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Environmental Compliance
Download Datasheet Parametric View All

5P35023-109NLGI Overview

Clock generator and supporting products Programmable Clock Generator

5P35023-109NLGI Parametric

Parameter NameAttribute value
MakerIDT (Integrated Device Technology, Inc.)
Product CategoryClock generators and supporting products
series5P35023
EncapsulationTray
Factory packaging quantity490
VersaClock
®
Programmable Clock Generator
5P35023
DATASHEET
Description
The 5P35023 is a VersaClock programmable clock generator
and is designed for low-power, consumer, and
high-performance PCI Express applications. The 5P35023
device is a three PLL architecture design, and each PLL is
individually programmable and allowing for up to six unique
frequency outputs.
The 5P35023 has built-in unique features such as Proactive
Power Saving (PPS), Performance-Power Balancing (PPB),
Overshot Reduction Technology (ORT) and Extreme Low
Power DCO. An internal OTP memory allows the user to store
the configuration in the device. After power up, the user can
change the device register settings through the I
2
C interface
when I
2
C mode is selected.
The device has programmable VCO and PLL source selection
to allow the user to do power-performance optimization based
on the application requirements. It also supports three
single-ended outputs and two pair of differential outputs that
support LVCMOS, LVPECL, LVDS and LPHCSL. A Low
Power 32.768kHz clock is supported with only less than 2µA
current consumption for system RTC reference clock.
Features
Configurable OE pin function as OE, PD#, PPS or DFC
control function
Configurable PLL bandwidth/minimizes jitter peaking
PPS: Proactive Power Saving features save power during
the end device power down mode
PPB: Performance Power Balancing feature allows
minimum power consumption base on required
performance
DFC: Dynamic Frequency Control feature allows user to
dynamically switch between and up to 4 difference
frequencies smoothly
Two PLLs support independent Spread Spectrum clocks to
lower system EMI
Store user configuration into OTP memory
I
2
C interface
Key Specifications
PCIe clocks phase jitter: PCIe Gen3
Differential clocks < 1.5 ps rms jitter integer range 12kHz–
20MHz
Typical Applications
PCIe Gen1/2/3 clock generator
Consumer application crystal replacements
SmartDevice, Handheld, Computing and Consumer
applications
Output Features
2 DIFF outputs with configurable LPHSCL, LVDS,
LVPECL, LVCMOS output pairs. 1MHz–500MHz (160MHz/
with LVCMOS mode)
3 LVCMOS outputs: 1MHz–160MHz
Maximum 8 LVCMOS outputs as REF + 3 × SE + 2 ×
DIFF_T/C as LVCMOS
Low Power 32.768kHz clock supported for all SE1–SE3
Pin Assignment
VDDDIFF2
VDDSE3
20
DIFF2B
DIFF2
OE3
24
23
22
 
21
SE3
19
18
17
16
VDDA
SDA_DFCO
SEL_DFC/SCL_DFC1
CLKIN/X2
CLKINB/X1
VBAT
1
2
3
DIFF1
DIFF1B
VDDDIFF1
OE1
SE1
VDDSE1
5P35023
4
5
6
7
8
9
10
11
12
15
14
13
NC
REF
OE2
VDD33
24-pin VFQFPN
5P35023 NOVEMBER 30, 2017
1
VDDSE2
SE2
©2017 Integrated Device Technology, Inc.
【Telink B91 Universal Development Kit】Development environment, burning tool construction
1. IDE download and installation http://wiki.telink-semi.cn/wiki/IDE-and-Tools/RISC-V_IDE_for_TLSR9_Chips/ After downloading, unzip it to a suitable location and click setup to install it. After the i...
freeelectron RF/Wirelessly
[Project source code] Regenerate hps_0.h file after changing Qsys based on FPGA Altera SOC
This article was written by FPGA enthusiast Xiao Meige. Without the author's permission, this article is only allowed to be copied and reproduced on online forums, and the original author must be indi...
小梅哥 Altera SoC
Conflict between css8 and IEC60730_msp430g2553_example project, clock aspect
How to solve the conflict between css8 and IEC60730_msp430g2553_example project is the key issue. 0 This question deserves an answer, but there is no answer in the search. 0.1 In this forum, there is ...
ppiicc Microcontroller MCU
Designing a smarter skylight
[align=left][color=rgb(85, 85, 85)][font="][size=14px]By Matthew Sullivan, Texas Instruments[/size][/font][/color][/align][align=left][color=rgb(85, 85, 85)][font="][size=14px]Thanks to new technology...
alan000345 TI Technology Forum
ADS amplifierMRF8P9040N verification simulation
MRF8P9040N Verification Simulation 1. Overview of all project filesSecond, do a static bias scan of the tube, build the circuit, insert the template, and set the S parameters as shown below:Static ope...
btty038 RF/Wirelessly
[National Technology N32 MCU Development Package] --N32L43x Series
[i=s]This post was last edited by milafan on 2022-5-10 22:37[/i]Tips: Go to the official website of National Technology - Developer Community - Download, and you can download the latest version contin...
milafan Domestic Chip Exchange

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号