1206Y0500562KAT datasheet, PDF

1206Y0500562KAT: DescriptionCAP CER 5600PF 50V C0G/NP0 1206; CategoryPassive components; File Size3MB，9 Pages; ManufacturerKnowles; Websitehttp://www.knowles.com; Environmental Compliance

Download Datasheet Parametric View All

1206Y0500562KAT Overview

CAP CER 5600PF 50V C0G/NP0 1206

Parameter Name	Attribute value
capacitance	5600pF
Tolerance	±10%
Voltage - Rated	50V
Temperature Coefficient	C0G，NP0（1B）
Operating temperature	-55°C ~ 125°C
characteristic	Soft terminal
grade	AEC-Q200
application	Automotive grade, Boardflex sensitive
failure rate	-
Installation type	Surface mount, MLCC
Package/casing	1206 (3216 metric)
size/dimensions	0.126" long x 0.063" wide (3.20mm x 1.60mm)
Height - Installation (maximum)	-
Thickness (maximum)	0.063"（1.60mm）
lead spacing	-
Lead form	-

Automotive Grade

Capacitors

AEC-Q200

Research on A-type digital flaw detection system based on FPGA.pdf: Research on A-type digital flaw detection system based on FPGA.pdf...; zxopenljx EE_FPGA Learning Park

Phase loss detection of three-phase three-wire circuit: [i=s] This post was last edited by New Electrician Seeking Guidance on 2020-4-1 14:10[/i]I am going to make a soft start switch for a three-phase circuit recently, which needs to realize the phase los...; 电工新手求指导 Analog electronics

EEWORLD University Hall----Principle and Operation of DC Bridge Fudan University: DC Bridge Principle and Operation Fudan University : https://training.eeworld.com.cn/course/5358DC Bridge Principle and Operation Fudan University...; 抛砖引玉 Test/Measurement

Small base stations can also take the center stage in the 5G era: Most people are familiar with base stations (traditional macro base stations). From 2G to 4G, the communication networks we use in our daily lives rely on these traditional macro base stations to comp...; zqy1111 RF/Wirelessly

What is the packaging of integrated circuits? What are the common types of packaging? What are their respective characteristics?: [b][font=宋体][size=4] [/size][/font][/b][b][font=宋体][size=5][color=#0000ff]1. What is the package of integrated circuits? [/color][/size][/font][/b][font=宋体][size=4] [/size][/font] [align=left][color=r...; tiankai001 PCB Design

Vivado prompts [Synth 8-91] ambiguous clock in event control Problem Cause: Comprehensive prompt [Synth 8-91] ambiguous clock in event control. Later it was found that the reason was because the if was written in the always and the else was omitted....; littleshrimp FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components