EEWORLDEEWORLDEEWORLD

Part Number

Search

511BBA99M9960BAGR

Description
SINGLE FREQUENCY XO, OE PIN 1
CategoryPassive components   
File Size683KB,31 Pages
ManufacturerSilicon Laboratories Inc
Download Datasheet Parametric View All

511BBA99M9960BAGR Online Shopping

Suppliers Part Number Price MOQ In stock  
511BBA99M9960BAGR - - View Buy Now

511BBA99M9960BAGR Overview

SINGLE FREQUENCY XO, OE PIN 1

511BBA99M9960BAGR Parametric

Parameter NameAttribute value
typeXO (Standard)
frequency99.996MHz
Functionenable/disable
outputLVDS
Voltage - Power3.3V
frequency stability±25ppm
Absolute pulling range (APR)-
Operating temperature-40°C ~ 85°C
Current - Power (maximum)23mA
grade-
Installation typesurface mount
Package/casing6-SMD, no leads
size/dimensions0.197" long x 0.126" wide (5.00mm x 3.20mm)
Height - Installation (maximum)0.050"(1.28mm)
Current - Power (disabled) (maximum)18mA
S i 5 1 0 / 5 11
C
R YS TA L
O
SCILLATOR
(XO) 100 kH
Z TO
2 5 0 M H
Z
Features
Supports any frequency from
100 kHz to 250 MHz
Low jitter operation
2 to 4 week lead times
Total stability includes 10-year
aging
Comprehensive production test
coverage includes crystal ESR and
DLD
On-chip LDO regulator for power
supply noise filtering
3.3, 2.5, or 1.8 V operation
Differential (LVPECL, LVDS,
HCSL) or CMOS output options
Optional integrated 1:2 CMOS
fanout buffer
Runt suppression on OE and
power on
Industry standard 5 x 7, 3.2 x 5,
and 2.5 x 3.2 mm packages
Pb-free, RoHS compliant
–40
to 85
o
C operation
Si5602
2.5x3.2mm
5x7mm and 3.2x5mm
Applications
SONET/SDH/OTN
Gigabit Ethernet
Fibre Channel/SAS/SATA
PCI Express
Ordering Information:
See page 14.
3G-SDI/HD-SDI/SDI
Telecom
Switches/routers
FPGA/ASIC clock generation
Pin Assignments:
See page 12.
Description
The Si510/511 XO utilizes Silicon Laboratories' advanced DSPLL technology
to provide any frequency from 100 kHz to 250 MHz. Unlike a traditional XO
where a different crystal is required for each output frequency, the Si510/511
uses one fixed crystal and Silicon Labs’ proprietary DSPLL synthesizer to
generate any frequency across this range. This IC-based approach allows
the crystal resonator to provide enhanced reliability, improved mechanical
robustness, and excellent stability. In addition, this solution provides superior
supply noise rejection, simplifying low jitter clock generation in noisy
environments. Crystal ESR and DLD are individually production-tested to
guarantee performance and enhance reliability. The Si510/511 is factory-
configurable for a wide variety of user specifications, including frequency,
supply voltage, output format, output enable polarity, and stability. Specific
configurations are factory-programmed at time of shipment, eliminating long
lead times and non-recurring engineering charges associated with custom
frequency oscillators.
OE
1
4
V
DD
GND
2
3
CLK
Si510 (CMOS)
NC
OE
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Functional Block Diagram
V
DD
OE
Si510(LVDS/LVPECL/HCSL/
Dual CMOS)
OE
OE
1
1
2
2
3
3
6
6
5
5
4
4
V
DD
V
DD
CLK–
CLK–
CLK+
CLK+
Low Noise Regulator
Fixed
Frequency
Oscillator
Any-Frequency
0.1 to 250 MHz
DSPLL
®
Synthesis
CLK+
CLK–
NC
NC
GND
GND
GND
Si511(LVDS/LVPECL/HCSL/
Dual CMOS)
Rev. 1.4 6/18
Copyright © 2018 by Silicon Laboratories
Si510/511
Playing with Zynq Serial 3 - Introduction to AXI Bus Protocol 1
1 Introduction to AXI ProtocolThe AMBA AXI ( Advanced eXtensible Interface ) protocol is a bus protocol designed for high-performance, high-bandwidth systems and can meet the bus interconnection requi...
ove学习使我快乐 FPGA/CPLD
PHYTEC's imx8mplus development board review
We received the imx8mplus development board from PHYTEC for evaluation, and last time we had it up, everything was working fine. The official website comes with a paper document for rapid development,...
yijiu98 Toshiba Photorelays TLP3547 Review
[RVB2601 Creative Application Development] 4. Use RTC to record time
[i=s]This post was last edited by hehung on 2022-3-6 19:28[/i]PrefaceRTC is a good choice for recording time. It does not require an external clock chip and can also achieve the purpose of obtaining a...
hehung XuanTie RISC-V Activity Zone
ADN8834 does not work or has current overshoot
1. ADN8834 power-on probability VREF oscillation causes the chip to not work Oscillation phenomenon; Test conditions: VLIM=0V~0.5V, T=25C, VCC RC: 30ohm, 22nf; ICC=10mA when VERF is normal, abnormal c...
这个苹果不太挑 Analog electronics
A brief discussion on the bus differences of ARM Cortex-m0/m4 series
Let’s start with a simple question: How fast can the GPIO flip speed of STM32 (for example, used to simulate timing) be? Write a piece of code to test: [code]void test(void) { for(;;) { GPIOA->ODR = (...
cruelfox MCU
Please help me interpret this article about tl431 bias current
https://www.baidu.com/sf_edu_wenku/view/326acdef172ded630b1cb6b7 I don't know where the original post came from. . The first question. . Are α and β equal in the third equation? Otherwise, how did the...
grove_armweak Power technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号