EEWORLDEEWORLDEEWORLD

Part Number

Search

XC6204C602L

Description
High Speed LDO Regulators
File Size340KB,26 Pages
ManufacturerTOREX
Websitehttp://www.torex.co.jp/chinese/
Download Datasheet View All

XC6204C602L Overview

High Speed LDO Regulators

XC6204 Series
!
CMOS Low Power Consumption
!
Dropout Voltage :
60mV @ 30mA, 200mV @ 100mA
!
Maximum Output Current : 150mA
!
Highly Accurate :
±
2%
!
Output Voltage Range : 1.8V
~
6.0V
!
Low ESR capacitor compatible
High Speed LDO Regulators
Output On/Off Control
Feb. 13. 01 Ver.IV
"
Applications
#
Mobile phones
#
Cordless phones
#
Cameras, video recorders
#
Portable games
#
Portable AV equipment
#
Reference voltage
#
Battery powered equipment
"
Features
Maximum Output Current
: 150mA
Dropout Voltage
: 200mV (I
OUT
= 100mA)
Maximum Operating Voltage
: 10V
Output Voltage Range
: 1.8V ~ 6.0V in 50mV increments
Highly Accurate
: ± 2%
Low Power Consumption
: TYP 75µA
Standby Current
: less than 0.1µA
High Ripple Rejection
: 70dB (10 kHz)
Low Output Noise
: 30µVrms
Operating Temperature Range
: -40
O
C ~ +85
O
C
Low ESR Capacitor Compatible
: Ceramic capacitor
"
General Description
The XC6204 series are highly precise, low noise, positive voltage LDO regulators
manufactured using CMOS processes. The series achieves high ripple rejection
and low dropout and consists of a standard voltage source, an error correction,
current limiter and a phase compensation circuit plus a driver transistor.
Output voltage is selectable in 50mV increments within a range of 1.8V ~ 6.0V.
The series is also compatible with low ESR ceramic capacitors which give added
output stability. This stability can be maintained even during load fluctuations due
to the excellent transient response of the series.
The current limiter's foldback circuit also operates as a short protect for the output
current limiter and the output pin.
The CE function enables the output to be turned off, resulting in greatly reduced
power consumption.
"
Pin Configuration
V
OUT
5
(NC)
4
"
Pin Assignment
PIN NUMBER
VIN 1
NC 2
6 CE
5
VSS
4
NC
SOT-23-5
1
2
3
4
USB-6B
1
5
6
2, 4
3
PIN NAME
VIN
VSS
CE
NC
VOUT
FUNCTION
Input
Ground
ON/OFF Control
No Connection
Output
1
V
IN
2
V
SS
3
CE
VOUT
3
SOT-23-5
(TOP VIEW)
USP-6B
(TOP VIEW)
5
"
Selection Guide
The following options for the CE pin logic and internal pull-up/down are available:
Active 'High' + no pull-down resistor built-in (standard)
Active 'High' + 300kΩ pull-down resistor built-in <between CE-VSS> (semi-custom)
Active 'Low' + no pull-up resistor built-in (semi-custom)
Active 'Low' + 300kΩ pull-up resistor built-in <between CE-VSS> (semi-custom)
Note: *With the pull-up resistor or pull-down resistor built-in types, the supply current during operation will increase by VIN / 300kΩ (TYP.)
"
Ordering Information
XC6204
!"#$%&
DESIGNATOR
SYMBOL
CE Pin Logic :
DESCRIPTION
Active 'High' (pull-down resistor built in)
Active 'High' (no pull-down resistor built in)
Active 'Low' (pull-up resistor built in)
Active 'Low' (no pull-up resistor built in)
Output Voltage :
e.g. 20 = 2.0V
DESIGNATOR
SYMBOL
2
DESCRIPTION
Output Voltage : 100mV increments
!
A
B
C
D
$
A
e.g.
"
=3,
#
=8,
$
=2
3.8V
Output Voltage : 50mV increments
e.g.
"
=3,
#
=8,
$
=A
3.85V
Package Type :
SOT-23-5
USP - 6B
Device Orientation :
Embossed Tape : Standard Feed
Embossed Tape : Reverse Feed
%
M
D
"'#
18~60
30 = 3.0V etc.
&
R
L
Please note that the "B" version is the standard part. The A, C, & D versions are semi-custom parts.
1
[Domestic RISC-V Linux Board Fang·Starlight VisionFive Trial Report] Environment Preparation-Design Data Sheet
[Purpose] Create data tables 1. User information for future login. 2. Sampled personnel information table. 3. Sampling information table. 1. User information is used for future login authentication:2....
lugl4313820 Domestic Chip Exchange
Basic knowledge of Verilog HDL.pdf
Basic knowledge of Verilog HDL.pdf...
zxopenljx EE_FPGA Learning Park
MSP430 MCU GPIO Programming
Most of the pins on the MSP430 microcontroller are grouped into up to 8 ports, P1 through P8. Each port is 8 bits wide and has 8 associated I/O pins. These pins are directly mapped to the correspondin...
Jacktang Microcontroller MCU
ODDR_has_invalid_load: ODDR cell xxxx loads should only be an output buffer o...
Today, the following error occurred when using vivado to develop ZYNQ: ODDR_has_invalid_load: ODDR cell xxxx loads should only be an output buffer or a port, but it is driving an invalid load (one or ...
littleshrimp FPGA/CPLD
MPS charging chip will help you achieve success. Submit your creative ideas and win a New Year lucky backpack, or even a cash prize of 10,000 yuan!
Archimedes once said: Give me a fulcrum, and I can lift the whole earth. Dear engineers, if you are given a charging chip, what can you do with it? DIY a sparkling balloon? Modify the charging functio...
EEWORLD社区 Power technology
I.H.P. SAW
I.H.P. SAWInnovation in Technological Development Realizes High-Performance Surface Acoustic Wave Devices Communications terminals are equipped with radio frequency filters, or RF filters, which proce...
btty038 RF/Wirelessly

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号