EEWORLDEEWORLDEEWORLD

Part Number

Search

531BC112M000DGR

Description
SINGLE FREQUENCY XO, OE PIN 1
CategoryPassive components    oscillator   
File Size450KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance
Download Datasheet Parametric View All

531BC112M000DGR Online Shopping

Suppliers Part Number Price MOQ In stock  
531BC112M000DGR - - View Buy Now

531BC112M000DGR Overview

SINGLE FREQUENCY XO, OE PIN 1

531BC112M000DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionDILCC6,.2
Reach Compliance Codecompliant
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability7%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Number of terminals6
Maximum operating frequency945 MHz
Minimum operating frequency10 MHz
Nominal operating frequency112 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVDS
Package body materialPLASTIC/EPOXY
Encapsulate equivalent codeDILCC6,.2
physical size7.0mm x 5.0mm x 1.85mm
power supply3.3 V
Certification statusNot Qualified
longest rise time0.35 ns
Maximum slew rate98 mA
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
S i 5 3 0 / 5 31
R
EVISION
D
C
R YS TA L
O
SCILLATOR
(XO) (10 M H
Z
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
TO
1.4 GH
Z
)
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.5 6/18
Copyright © 2018 by Silicon Laboratories
Si530/531
The Maximum Stack Usage in the compiled .htm file is 0 bytes
A program does not have an operating system, but it contains many functions, and the functions also contain local variables. Why is the Maximum Stack Usage message prompted as 0 bytes after compilatio...
缘分相伴 GD32 MCU
[National Technology N32 Bluetooth chip development package] --N32WB452 series
[i=s]This post was last edited by milafan on 2022-5-11 12:14[/i]Tips: Go to the official website of National Technology - Developer Community - Download, and you can download the latest version contin...
milafan Domestic Chip Exchange
Regarding the use of UCC27531, I just want to ask a small question
What is the value of the external resistor of the OUTH pin of UCC27531? The VDD power supply is 12V....
飞絮 Analogue and Mixed Signal
XC3S200A chip loading problem
XC3S200A is set to Master SPI Mode. Some chips load and work normally after power on, but some chips do not load at all and there is no clock signal. Is the chip broken or does it need to be configure...
sxlyxmail FPGA/CPLD
AD strange line. Can't delete it no matter what, please help
I'd like to ask you, how do I delete the thin line in the middle? It appears after running the rule check, and I can't delete it no matter what?...
zqdl8 PCB Design
Discounted boards are reduced by 100 yuan! Components are available as low as 0 yuan!
Discounted boards are reduced by 100 yuan! Components are available as low as 0 yuan!Event Details 1.Click to enter the " e- select" preferential product list , and place an order for any product in t...
dancerzj Industrial Control Electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号