VJ0805D4R7DXXAJ datasheet, PDF

VJ0805D4R7DXXAJ: DescriptionCAP CER 4.7PF 25V C0G/NP0 0805; CategoryPassive components; File Size141KB，11 Pages; ManufacturerVishay; Websitehttp://www.vishay.com; Environmental Compliance

Download Datasheet Parametric View All

VJ0805D4R7DXXAJ Overview

CAP CER 4.7PF 25V C0G/NP0 0805

Parameter Name	Attribute value
capacitance	4.7pF
Tolerance	±0.5pF
Voltage - Rated	25V
Temperature Coefficient	C0G，NP0
Operating temperature	-55°C ~ 125°C
characteristic	High Q value, low loss
grade	-
application	RF, microwave, high frequency
Installation type	Surface mount, MLCC
Package/casing	0805 (2012 Metric)
size/dimensions	0.079" long x 0.049" wide (2.00mm x 1.25mm)
Height - Installation (maximum)	-
Thickness (maximum)	0.057"（1.45mm）
lead spacing	-
Lead form	-

I would like to ask which manufacturers produce unipolar TMR tunneling effect switches. I only found MDT, and Magne does not have unipolar ones.: I would like to ask which manufacturers produce single-pole TMR switches. I only found MDT, and Magne does not have single-pole ones....; 一沙一世 Sensor

Altium16.1 manufacturing output IPC-2581 and odb++ formats are not working: Altium16.1 manufacturing output IPC-2581 and odb++ formats are not possible.Both formats prompt this error, how to solve it?...; xy598646744 PCB Design

Three Key Points to Successfully Solving FPGA Design Timing Problems: Three Key Points to Successfully Solving FPGA Design Timing Problems...; zxopenljx EE_FPGA Learning Park

[CY8CKIT-149 PSoC 4100S Review] + Software Installation and Program Download: [i=s]This post was last edited by DDZZ669 on 2018-11-21 18:19[/i] [md]## Software Installation According to the [CY8CKIT-149 User Manual]([url=https://en.eeworld.com/bbs/forum.php?mod=attachment&aid=M...; DDZZ669 MCU

[Project source code] Modify waveform display color based on FPGA Modelsim: This article and design code were written by FPGA enthusiast Xiao Meige. Without the author's permission, this article is only allowed to be copied and reproduced on online forums, and the original au...; 小梅哥 Altera SoC

Custom IP core: In libero soc 11.8, when I customize IP cores, i.e. blocks, I encounter confusions: 1. After encapsulating a module without parameters into a block, I can instantiate, synthesize, and simulate normall...; teleagle FPGA/CPLD

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY