EEWORLDEEWORLDEEWORLD

Part Number

Search

595JA27M0000DG

Description
VCXO; DIFF/SE; SINGLE FREQ; 10-8
CategoryPassive components   
File Size404KB,17 Pages
ManufacturerSilicon Laboratories Inc
Download Datasheet Parametric View All

595JA27M0000DG Online Shopping

Suppliers Part Number Price MOQ In stock  
595JA27M0000DG - - View Buy Now

595JA27M0000DG Overview

VCXO; DIFF/SE; SINGLE FREQ; 10-8

595JA27M0000DG Parametric

Parameter NameAttribute value
typeVCXO
frequency27MHz
Functionenable/disable
outputCMOS
Voltage - Power1.8V
frequency stability±20ppm
Absolute pulling range (APR)±200ppm
Operating temperature-40°C ~ 85°C
Current - Power (maximum)100mA
grade-
Installation typesurface mount
Package/casing6-SMD, no leads
size/dimensions0.276" long x 0.197" wide (7.00mm x 5.00mm)
Height - Installation (maximum)0.071"(1.80mm)
Current - Power (disabled) (maximum)75mA
Si595
R
EVISION
D
V
O L TAG E
- C
ONTR OLLED
C
RYSTAL
O
S C I L L A T O R
(VCXO)
10
TO
810 MH
Z
Features
Available with any-rate output
frequencies from 10 to 810 MHz
3rd generation DSPLL
®
with
superior jitter performance
Internal fixed fundamental mode
crystal frequency ensures high
reliability and low aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry standard 5x7 and
3.2x5 mm packages
Pb-free/RoHS-compliant
–40 to +85 ºC operating range
Si5602
Applications
Ordering Information:
SONET/SDH (OC-3/12/48)
Networking
SD/HD SDI/3G SDI video
FTTx
Clock recovery and jitter cleanup PLLs
FPGA/ASIC clock generation
See page 9.
Description
The Si595 VCXO utilizes Silicon Laboratories’ advanced DSPLL
®
circuitry to
provide a low-jitter clock at high frequencies. The Si595 is available with
any-rate output frequency from 10 to 810 MHz. Unlike traditional VCXOs,
where a different crystal is required for each output frequency, the Si595
uses one fixed crystal to provide a wide range of output frequencies. This IC-
based approach allows the crystal resonator to provide exceptional
frequency stability and reliability. In addition, DSPLL clock synthesis
provides supply noise rejection, simplifying the task of generating low-jitter
clocks in noisy environments. The Si595 IC-based VCXO is factory-
configurable for a wide variety of user specifications including frequency,
supply voltage, output format, tuning slope, and absolute pull range (APR).
Specific configurations are factory programmed at time of shipment, thereby
eliminating the long lead times associated with custom oscillators.
Pin Assignments:
See page 8.
(Top View)
V
C
1
6
V
DD
OE
2
5
CLK–
GND
3
4
CLK+
Functional Block Diagram
V
DD
CLK–
CLK+
Fixed
Frequency
XO
Any-rate
10–810 MHz
DSPLL
®
Clock Synthesis
ADC
Vc
OE
GND
Rev. 1.4 6/18
Copyright © 2018 by Silicon Laboratories
Si595
Application of independent watchdog IWDG in STM32F4 series MCU
[size=4] To improve the reliability of the system, the STM32F4 series MCU has an independent watchdog (IWDG) and a window watchdog (WWDG). Today's experiment is about the independent watchdog. [/size]...
Aguilera Microcontroller MCU
[RVB2601 Creative Application Development] Practice 6-Multi-level menu display test
Multi-level menu The implementation of multi-level menus can be roughly divided into two design ideas:Implemented via a doubly linked list Implementation through array lookupThe general idea is to con...
DDZZ669 XuanTie RISC-V Activity Zone
Disassembly preview, guess what is going to be disassembled?
Disassembly preview, guess what is going to be disassembled?...
littleshrimp Test/Measurement
It's time to meet again, 2019 TI Embedded Products Seminar
[i=s]This post was last edited by qwqwqw2088 on 2019-11-1 14:18[/i]Click to view meeting details...
qwqwqw2088 Microcontroller MCU
Please help me with external interrupt and digital tube display (just look at the problem of interrupt trigger)
Title: Drive the digital tube to display dynamically, and move from right to left on 8 digital tubes and display the number "2019" cyclically. Use the toggle switch or key as the external interrupt re...
liwing666 51mcu
The Youth Robotics Technical Level Test is a competition between electricians and their children, right? The Level 5 Test uses ESP32
First of all, I felt novel when I saw this level test, and then I thought of the kids of engineers in our forum... Then I thought of the ESP32 development environment that was complained by engineers,...
nmg Domestic Chip Exchange

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号