EEWORLDEEWORLDEEWORLD

Part Number

Search

ICS874005AGLF

Description
PCI EXPRESS TM JITTER ATTENUATOR
File Size180KB,12 Pages
ManufacturerICS ( IDT )
Websitehttp://www.icst.com
Download Datasheet Compare View All

ICS874005AGLF Online Shopping

Suppliers Part Number Price MOQ In stock  
ICS874005AGLF - - View Buy Now

ICS874005AGLF Overview

PCI EXPRESS TM JITTER ATTENUATOR

Integrated
Circuit
Systems, Inc.
ICS874005
PCI E
XPRESS
J
ITTER
A
TTENUATOR
F
EATURES
Five differential LVDS output pairs
One differential clock input
CLK and nCLK supports the following input types:
LVPECL, LVDS, LVHSTL, SSTL, HCSL
Output frequency range: 98MHz - 160MHz
Input frequency range: 98MHz - 128MHz
VCO range: 490MHz - 640MHz
Cycle-to-cycle jitter: 30ps (maximum)
3.3V operating supply
3 bandwidth modes allow the system designer to make
jitter attenuation/tracking skew design trade-offs
0°C to 70°C ambient operating temperature
Available in both standard and lead-free RoHS compliant
packages
G
ENERAL
D
ESCRIPTION
The ICS874005 is a high performance Diff-
erential-to-LVDS Jitter Attenuator designed for
HiPerClockS™
use in PCI Express systems. In some PCI
Express systems, such as those found in
desktop PCs, the PCI Express clocks are
generated from a low bandwidth, high phase noise PLL
frequency synthesizer. In these systems, a jitter attenuator
may be required to attenuate high frequency random and
deterministic jitter components from the PLL synthesizer
and from the system board. The ICS874005 has 3 PLL
bandwidth modes: 200kHz, 400kHz, and 800kHz. The
200kHz mode will provide maximum jitter attenuation, but
with higher PLL tracking skew and spread spectrum
modulation from the motherboard synthesizer may be
attenuated. The 400kHz provides an intermediate bandwidth
that can easily track triangular spread profiles, while
providing good jitter attenuation. The 800kHz bandwidth
provides the best tracking skew and will pass most spread
profiles, but the jitter attenuation will not be as good as the
lower bandwidth modes. Because some 2.5Gb serdes have
x20 multipliers while others have than x25 multipliers, the
874005 can be set for 1:1 mode or 5/4 multiplication mode
(i.e. 100MHz input/125MHz output) using the F_SEL pins.
IC
S
PLL B
ANDWIDTH
BW_SEL
0 = PLL Bandwidth: ~200kHz
Float = PLL Bandwidth: ~400kHz (Default)
1 = PLL Bandwidth: ~800kHz
The ICS874005 uses ICS 3
rd
Generation FemtoClock
TM
PLL technology to achive the lowest possible phase noise.
The device is packaged in a 24 Lead TSSOP package,
making it ideal for use in space constrained applications
such as PCI Express add-in cards.
B
LOCK
D
IAGRAM
OEA Pulldown
F_SELA Pulldown
BW_SEL Float
0 = ~200kHz
Float = ~400kHz
1 = ~800kHz
CLK Pulldown
nCLK Pullup
QA0
F_SELA
0 ÷5
(default)
1 ÷4
P
IN
A
SSIGNMENT
nQB2
nQA1
QA1
V
DDO
QA0
nQA0
MR
BW_SEL
V
DDA
F_SELA
V
DD
OEA
1
2
3
4
5
6
7
8
9
10
11
12
24
23
22
21
20
19
18
17
16
15
14
13
QB2
V
DDO
QB1
nQB1
QB0
nQB0
F_SELB
OEB
GND
GND
nCLK
CLK
nQA0
QA1
Phase
Detector
VCO
490 - 640MHz
nQA1
QB0
F_SELB
0 ÷5
(default)
1 ÷4
nQB0
QB1
nQB1
QB2
nQB2
M = ÷5
(fixed)
ICS874005
24-Lead TSSOP
4.40mm x 7.8mm x 0.92mm
package body
F_SELB Pulldown
MR Pulldown
OEB Pullup
874005AG
G Package
Top View
www.icst.com/products/hiperclocks.html
1
REV. A JANUARY 25, 2006

ICS874005AGLF Related Products

ICS874005AGLF ICS874005AGT ICS874005 ICS874005AG ICS874005AGLFT
Description PCI EXPRESS TM JITTER ATTENUATOR PCI EXPRESS TM JITTER ATTENUATOR PCI EXPRESS TM JITTER ATTENUATOR PCI EXPRESS TM JITTER ATTENUATOR PCI EXPRESS TM JITTER ATTENUATOR
【EasyARM-RT1052 Review】+ Use of GPIO and external interrupts
[font=微软雅黑][size=4]This is also the first time I use NXP chips, and I have just started to configure GPIO. I can feel that compared with ST, NXP's GPIO design is more complicated, but the configuratio...
ID.LODA NXP MCU
RS485 pull-up and pull-down matching resistor problem
Now there are three 485 devices. The slave device has matching resistors that pull up and down 4.7K terminal resistors 120R. The distance is no more than 1 meter. The master device pulls up and down t...
liuxiang5119 PCB Design
EEWORLD University Hall ---- Summary of the overall design of software and hardware of Gizwits experts' intelligent high-precision industrial instruments
Gizwits expert practical software and hardware design summary of intelligent high-precision industrial instrument : https://training.eeworld.com.cn/course/26658...
EE大学堂 Industrial Control Electronics
Is the FPGA or CPLD with 5V IO output?
Is there any FPGA or CPLD with 5V logic? Please recommend one. Thanks....
sudongpo2018 Altera SoC
stm32 uses sql database function at the bottom layer
Historically, SQL databases were patented by the backend, and it was a fantasy for the underlying microcontroller to use SQL databases. Often, the underlying layer needs to store data for a period of ...
a457083523 stm32/stm8
How to deal with severe overheating of the adjustable DCDC circuit?
I've been working on a commonly used DCDC circuit recently. How do I deal with the overheating? Isn't the LM2576 capable of outputting 3A of current? Why is it generating a fever at 900ma? When the ci...
Knight97538 Power technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号