93C56CT-E/ST datasheet, PDF - EEWORLD Datasheet

93C56CT-E/ST: Description128 X 8 MICROWIRE BUS SERIAL EEPROM, PDIP8; Categorystorage storage; ManufacturerMicrochip; Websitehttps://www.microchip.com; Environmental Compliance

Download Datasheet Download user manual Parametric View All

93C56CT-E/ST Overview

128 X 8 MICROWIRE BUS SERIAL EEPROM, PDIP8

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Microchip
Parts packaging code	SOIC
package instruction	TSSOP, TSSOP8,.25
Contacts	8
Reach Compliance Code	compli
ECCN code	EAR99
Factory Lead Time	7 weeks
Spare memory width	8
Maximum clock frequency (fCLK)	3 MHz
Data retention time - minimum	200
Durability	1000000 Write/Erase Cycles
JESD-30 code	R-PDSO-G8
JESD-609 code	e3
length	4.4 mm
memory density	2048 bi
Memory IC Type	EEPROM
memory width	16
Humidity sensitivity level	1
Number of functions	1
Number of terminals	8
word count	128 words
character code	128
Operating mode	SYNCHRONOUS
Maximum operating temperature	125 °C
Minimum operating temperature	-40 °C
organize	128X16
Package body material	PLASTIC/EPOXY
encapsulated code	TSSOP
Encapsulate equivalent code	TSSOP8,.25
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
Parallel/Serial	SERIAL
Peak Reflow Temperature (Celsius)	260
power supply	5 V
Certification status	Not Qualified
Maximum seat height	1.2 mm
Serial bus type	MICROWIRE
Maximum standby current	0.000005 A
Maximum slew rate	0.002 mA
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	CMOS
Temperature level	AUTOMOTIVE
Terminal surface	Matte Tin (Sn)
Terminal form	GULL WING
Terminal pitch	0.65 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	40
width	3 mm
Maximum write cycle time (tWC)	2 ms
write protect	SOFTWARE
Base Number Matches	1

Do you know the eight important knowledge points of FPGA design?: 1. Balance and exchange between area and speed The area here refers to the amount of logic resources consumed by a design in the FPGA/CPLD . For FPGA, it can be measured by the consumed FF (flip-flop)...; XYD李 Talking

Embedded system construction: Embedded system construction[:)][:)][6]...; fighting Embedded System

MQBoard - MicroPython microframework for managing MQTT: [i=s]This post was last edited by dcexpert on 2020-6-24 09:02[/i]About the Author : My projects are on the infrastructure side, with microcontrollers that work for a long time somewhere, sometimes a d...; dcexpert MicroPython Open Source section

Motor Synchronous Control System and Communication Based on DSP and CAN: [size=4]The traditional multi-motor control system is suitable for occasions with low requirements, relatively simple, and relatively concentrated motor distribution. However, for occasions with high ...; fish001 DSP and ARM Processors

Design of three-phase UPS for power system: In the power system, in order to ensure that important equipment with high power supply reliability requirements can work normally, power plants and substations should be installed with UPS. With the ...; zbz0529 Power technology

BT8896A Specification (Zhongke Bluexun): Keep sharing, and like it if you like it!...; Fred_1977 Download Centre

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components