AM29DL324DB120WDEN datasheet, PDF

Datasheet> All Categories > storage> storage> AM29DL324DB120WDEN

AM29DL324DB120WDEN: Description32 Megabit (4 M x 8-Bit/2 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash Memory; Categorystorage storage; File Size639KB，56 Pages; ManufacturerAMD; Websitehttp://www.amd.com

Download Datasheet Parametric View All

AM29DL324DB120WDEN Overview

32 Megabit (4 M x 8-Bit/2 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash Memory

AM29DL324DB120WDEN Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	AMD
Parts packaging code	BGA
package instruction	TFBGA, BGA63,8X12,32
Contacts	63
Reach Compliance Code	unknow
ECCN code	3A001.A.2.C
Maximum access time	120 ns
Other features	MINIMUM 1000K PROGRAM/ERASE CYCLE; 20 YEAR DATA RETENTION
Spare memory width	8
startup block	BOTTOM
command user interface	YES
Universal Flash Interface	YES
Data polling	YES
Data retention time - minimum	20
JESD-30 code	R-PBGA-B63
JESD-609 code	e0
length	14 mm
memory density	33554432 bi
Memory IC Type	FLASH
memory width	16
Number of functions	1
Number of departments/size	8,63
Number of terminals	63
word count	2097152 words
character code	2000000
Operating mode	ASYNCHRONOUS
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
organize	2MX16
Package body material	PLASTIC/EPOXY
encapsulated code	TFBGA
Encapsulate equivalent code	BGA63,8X12,32
Package shape	RECTANGULAR
Package form	GRID ARRAY, THIN PROFILE, FINE PITCH
Parallel/Serial	PARALLEL
power supply	3/3.3 V
Programming voltage	3 V
Certification status	Not Qualified
ready/busy	YES
Maximum seat height	1.2 mm
Department size	8K,64K
Maximum standby current	0.000005 A
Maximum slew rate	0.045 mA
Maximum supply voltage (Vsup)	3.6 V
Minimum supply voltage (Vsup)	2.7 V
Nominal supply voltage (Vsup)	3 V
surface mount	YES
technology	CMOS
Temperature level	MILITARY
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	BALL
Terminal pitch	0.8 mm
Terminal location	BOTTOM
switch bit	YES
type	NOR TYPE
width	8 mm

Preview

Download Datasheet

View All

Am29DL322D/323D/324D

Data Sheet

This product has been retired and is not available for designs. For new and current designs involving TSOP pack-

ages, S29JL032H supersedes Am29DL32xD and is the factory-recommended migration path. Please refer to the

S29JL032H Datasheet for specifications and ordering information.

For new and current designs involving Fine-pitch BGA (FBGA) packages, S29PL032J supersedes Am29DL32xD

and is the factory-recommended migration path. Please refer to the S29PL032J Datasheet for specifications and

ordering information. Availability of this document is retained for reference and historical purposes only.

July 2003

The following document specifies Spansion memory products that are now offered by both Advanced

Micro Devices and Fujitsu. Although the document is marked with the name of the company that orig-

inally developed the specification, these products will be offered to customers of both AMD and

Fujitsu.

Continuity of Specifications

There is no change to this datasheet as a result of offering the device as a Spansion product. Any

changes that have been made are the result of normal datasheet improvement and are noted in the

document revision summary, where supported. Future routine revisions will occur when appropriate,

and changes will be noted in a revision summary.

Continuity of Ordering Part Numbers

AMD and Fujitsu continue to support existing part numbers beginning with “Am” and “MBM”. To order

these products, please use only the Ordering Part Numbers listed in this document.

For More Information

Please contact your local AMD or Fujitsu sales office for additional information about Spansion

memory solutions.

Publication Number

21534

Revision

Amendment

Issue Date

December 13, 2005

TABLE OF CONTENTS

Product Selector Guide . . . . . . . . . . . . . . . . . . . . . 6

Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6

Connection Diagrams . . . . . . . . . . . . . . . . . . . . . . . 7

Special Handling Instructions for FBGA Package .......................... 8

Pin Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8

Logic Symbol . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8

Ordering Information . . . . . . . . . . . . . . . . . . . . . . . 9

Device Bus Operations . . . . . . . . . . . . . . . . . . . . . 10

Word/Byte Configuration .............................................................. 10

Requirements for Reading Array Data ......................................... 10

Writing Commands/Command Sequences .................................. 11

Simultaneous Read/Write Operations

with Zero Latency .........................................................................11

Standby Mode .............................................................................. 11

Automatic Sleep Mode .................................................................11

RESET#: Hardware Reset Pin .....................................................12

Output Disable Mode ...................................................................12

Autoselect Mode .......................................................................... 17

Sector/Sector Block Protection and Unprotection ........................ 18

Write Protect (WP#) .....................................................................19

Temporary Sector Unprotect ........................................................19

Figure 1. Temporary Sector Unprotect Operation................................. 19

Figure 2. In-System Sector Protection/

Sector Unprotection Algorithms ............................................................ 20

DQ6: Toggle Bit I .......................................................................... 32

Figure 6. Toggle Bit Algorithm .............................................................. 32

DQ2: Toggle Bit II ......................................................................... 33

Reading Toggle Bits DQ6/DQ2 .................................................... 33

DQ5: Exceeded Timing Limits ...................................................... 33

DQ3: Sector Erase Timer ............................................................. 33

Absolute Maximum Ratings . . . . . . . . . . . . . . . . 35

Figure 7. Maximum Negative Overshoot Waveform............................. 35

Figure 8. Maximum Positive Overshoot Waveform .............................. 35

DC Characteristics . . . . . . . . . . . . . . . . . . . . . . . . 36

Figure 9. I

CC1

Current vs. Time (Showing Active and

Automatic Sleep Currents).................................................................... 37

Figure 10. Typical I

CC1

vs. Frequency................................................... 37

Test Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . 38

Figure 11. Test Setup .......................................................................... 38

Figure 12. Input Waveforms and Measurement Levels ........................ 38

AC Characteristics . . . . . . . . . . . . . . . . . . . . . . . . 39

Figure 13. Read Operation Timings...................................................... 39

Figure 14. Reset Timings...................................................................... 40

Word/Byte Configuration (BYTE#) ............................................... 41

Figure 15. BYTE# Timings for Read Operations .................................. 41

Figure 16. BYTE# Timings for Write Operations .................................. 41

Erase and Program Operations ................................................... 42

Figure 17. Program Operation Timings ................................................

Figure 18. Accelerated Program Timing Diagram ................................

Figure 19. Chip/Sector Erase Operation Timings .................................

Figure 20. Back-to-back Read/Write Cycle Timings .............................

Figure 21. Data# Polling Timings (During Embedded Algorithms) .......

Figure 22. Toggle Bit Timings (During Embedded Algorithms) ............

Figure 23. DQ2 vs. DQ6 .......................................................................

SecSi

(Secured Silicon) Sector

Flash Memory Region ..................................................................21

Hardware Data Protection ............................................................22

Common Flash Memory Interface (CFI) . . . . . . . 22

Command Definitions . . . . . . . . . . . . . . . . . . . . . . 25

Reading Array Data ......................................................................25

Reset Command ..........................................................................26

Autoselect Command Sequence ..................................................26

Enter SecSi

Sector/Exit SecSi Sector

Command Sequence ...................................................................26

Byte/Word Program Command Sequence ................................... 26

Figure 3. Program Operation ................................................................ 27

Temporary Sector Unprotect ........................................................ 47

Figure 24. Temporary Sector Unprotect Timing Diagram..................... 47

Figure 25. Sector/Sector Block Protect and Unprotect Timing Diagram 48

Alternate CE# Controlled Erase and Program Operations ........... 49

Figure 26. Alternate CE# Controlled Write (Erase/Program)

Operation Timings ................................................................................ 50

Chip Erase Command Sequence .................................................27

Sector Erase Command Sequence ..............................................28

Erase Suspend/Erase Resume Commands ................................ 28

Figure 4. Erase Operation..................................................................... 29

Write Operation Status . . . . . . . . . . . . . . . . . . . . . 31

DQ7: Data# Polling ......................................................................31

Figure 5. Data# Polling Algorithm ......................................................... 31

Erase And Programming Performance . . . . . . . 51

Latchup Characteristics . . . . . . . . . . . . . . . . . . . . 51

TSOP And SO Pin Capacitance . . . . . . . . . . . . . . 51

Data Retention. . . . . . . . . . . . . . . . . . . . . . . . . . . . 51

Physical Dimensions . . . . . . . . . . . . . . . . . . . . . . 52

FBD063—63-ball Fine-Pitch Ball Grid Array (FBGA) 8 x 14 mm . 52

TS 048—48-Pin Standard TSOP ................................................. 53

Revision Summary . . . . . . . . . . . . . . . . . . . . . . . . 54

RY/BY#: Ready/Busy# ................................................................. 32

December 13, 2005

Am29DL322D/323D/324D

Recommended Resources

What are the hazards of electronic components to the human body?

Touch Delay Lighting Switch (1)

New charger IC (MAX846A) circuit

Simple high voltage power supply (1)

PLL encoder

17. Power supply circuit diagram of AST-TE1438 EGA color display

Misiqi's project cooperation based on ESP32 development board IOT Bluetooth WIFI: [i=s] This post was last edited by 蓝天白云秋高气爽 on 2022-1-5 12:04[/i]Do a small project on the "ESP32 Development Board IOT Bluetooth WIFI Misiqi": use this development board to intercept the input signal...; 蓝天白云秋高气爽 Linux and Android

Is this a circuit that can prevent the MCU from hanging?: [align=left]My colleague said that this is a circuit to prevent the MCU from hanging up. Fan_Ctrl is the signal from the microcontroller, C is the DC blocking capacitor, Fan_Ctrler is the signal sent ...; 西里古1992 Analog electronics

When southern girls start soldering irons to do projects, what do science and engineering men need? - Arduino, hardware, project tutorials: [i=s]This post was last edited by kikiwu on 2019-3-8 11:48[/i] [align=center][align=left] I was impulsive and determined to make one myself. It turns out that my courage is one of my strengths. What h...; kikiwu DIY/Open Source Hardware

The principle and method of generating multiple PWM waveforms using one timer: [size=4][color=#000000][backcolor=white] In many engineering applications, PWM waves (pulse width modulation) are needed, such as motor speed regulation, temperature control and power adjustment. This...; 灞波儿奔 Microcontroller MCU

The impact of 5G on positioning technology: What is 5G technology and what impact will it have on positioning technology? Every dayfirst, let us introduce you to 5G. This is the fifth generation of mobile connectivity. The earlier 2G, 3G, and 4...; Jacktang Wireless Connectivity

Why is the output waveform of Quartus 13.0 always at a low level?: Newbie asks for advice...; 鼻涕兽 FPGA/CPLD

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components