DS90UB964 datasheet, PDF - EEWORLD Datasheet

DS90UB964: DescriptionFPD-Link III 1 Megapixel Camera Hub Deserializer; File Size3MB，117 Pages; ManufacturerTexas Instruments; Websitehttp://www.ti.com.cn/

Stay tuned Compare

DS90UB964 Overview

FPD-Link III 1 Megapixel Camera Hub Deserializer

	DS90UB964	DS90UB964TRGCTQ1	DS90UB964TRGCRQ1	DS90UB964-Q1
Description	FPD-Link III 1 Megapixel Camera Hub Deserializer	Quad 1MP Camera Hub FPD-Link III Deserializer With Dual CSI-2 Output Ports for 1MP Cameras 64-VQFN -40 to 105	Quad 1MP Camera Hub FPD-Link III Deserializer With Dual CSI-2 Output Ports for 1MP Cameras 64-VQFN -40 to 105	DS90UB964-Q1 Quad 1MP Camera Hub FPD-Link III Deserializer With Dual CSI-2 Output Ports for 1MP Cameras
Approx. price(US$)	-	15.00 \| 1ku	15.00 \| 1ku	15.00 \| 1ku
Color depth(bpp)	-	12	12	12
Input compatibility	-	FPD-Link III LVDS	FPD-Link III LVDS	FPD-Link III LVDS
Operating temperature range(C)	-	-40 to 105	-40 to 105	-40 to 105
Diagnostics	-	BIST	BIST	BIST
Function	-	Deserializer	Deserializer	Deserializer
Rating	-	Automotive	Automotive	Automotive
Pixel clock min(MHz)	-	25	25	25
Output compatibility	-	MIPI CSI-2	MIPI CSI-2	MIPI CSI-2
Signal conditioning	-	Adaptive Equalizer,Programmable Equalizer	Adaptive Equalizer,Programmable Equalizer	Adaptive Equalizer,Programmable Equalizer
Pixel clock(Max)(MHz)	-	100	100	100
Package Group	-	VQFN\|64	VQFN\|64	VQFN\|64
Total throughput(Mbps)	-	13312	13312	13312
EMI reduction	-	LVDS	LVDS	LVDS
Features	-	CRC,Coax or STP,Flexible GPIOs,Pattern Generation,Internal Programmable Precision Frame Sync Generator,Port Replication Mode	CRC,Coax or STP,Flexible GPIOs,Pattern Generation,Internal Programmable Precision Frame Sync Generator,Port Replication Mode	CRC,Coax or STP,Flexible GPIOs,Pattern Generation,Internal Programmable Precision Frame Sync Generator,Port Replication Mode

【EasyARM-RT1052 Review】+ Use of GPIO and external interrupts: [font=微软雅黑][size=4]This is also the first time I use NXP chips, and I have just started to configure GPIO. I can feel that compared with ST, NXP's GPIO design is more complicated, but the configuratio...; ID.LODA NXP MCU

RS485 pull-up and pull-down matching resistor problem: Now there are three 485 devices. The slave device has matching resistors that pull up and down 4.7K terminal resistors 120R. The distance is no more than 1 meter. The master device pulls up and down t...; liuxiang5119 PCB Design

Is the FPGA or CPLD with 5V IO output?: Is there any FPGA or CPLD with 5V logic? Please recommend one. Thanks....; sudongpo2018 Altera SoC

stm32 uses sql database function at the bottom layer: Historically, SQL databases were patented by the backend, and it was a fantasy for the underlying microcontroller to use SQL databases. Often, the underlying layer needs to store data for a period of ...; a457083523 stm32/stm8

How to deal with severe overheating of the adjustable DCDC circuit?: I've been working on a commonly used DCDC circuit recently. How do I deal with the overheating? Isn't the LM2576 capable of outputting 3A of current? Why is it generating a fever at 900ma? When the ci...; Knight97538 Power technology

This week's highlights: Docker It was originally an internal project initiated by Solomon Hykes, the founder of dotCloud, during his stay in France. It was an innovation based on dotCloud's cloud service technology over the ...; 橙色凯 DSP and ARM Processors

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components