T48TUH4G3G datasheet, PDF - EEWORLD Datasheet

T48TUH4G3G: DescriptionThick Film Resistors - Through Hole; CategoryPassive components; File Size366KB，3 Pages; ManufacturerTT Electronics

Download Datasheet Parametric View All

T48TUH4G3G Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	T48TUH4G3G	-	-	View	Buy Now

Thick Film Resistors - Through Hole

Parameter Name	Attribute value
Product Attribute	Attribute Value
Manufacturer	TT Electronics
Product Category	Thick Film Resistors - Through Hole

Electronic Components Table: http://www.hnsmd.com/component/16.asp Very comprehensive...; fighting Analog electronics

EEWORLD University Hall----Live Replay: Protecting Clean Water Sources-ADI Water Quality Monitoring Solutions: Live Replay: Protecting Clean Water Sources - ADI Water Quality Monitoring Solution : https://training.eeworld.com.cn/course/5836With the country's investment in environmental protection, the demand f...; hi5 Integrated technical exchanges

Share: How to convert C program from floating point to fixed point: [size=4]This is a C language program for low-pass filtering of speech signals (0.3~3.4kHz). The cutoff frequency of the low-pass filter is 800Hz, and the filter uses a 19-point finite impulse response...; Jacktang DSP and ARM Processors

MicroPython major historical versions: MicroPython major historical versions1.0，2014-5-4 1.1，2014-6-13 1.2，2014-7-14 1.3，2014-8-13 1.4，2015-3-30 1.5，2015-8-21 1.6，2016-2-1 1.7，2016-4-11 1.8，2016-5-4 1.9，2017-5-26 1.10，2019-1-25 1.11，2019-5...; dcexpert MicroPython Open Source section

Hello, second half of 2020: In a blink of an eye, half a year has passed in 2020~ Today my sister-in-law complained that I have been at home directly from winter vacation to summer vacation, and have been washing dishes at home ...; okhxyyo Talking

SignalTap II integrated assign statement problem: [size=14px]I directly input the crystal oscillator clock signal clk into the FPGA and use the statement assign clk_out = clk to output it to other ICs for use. When simulating with signaltap II, I can...; 平漂流 FPGA/CPLD

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components