ADA4091-4ARUZ-RL datasheet, PDF

Datasheet> All Categories > Analog mixed-signal IC> Amplifier circuit> ADA4091-4ARUZ-RL

ADA4091-4ARUZ-RL: DescriptionPrecision Amplifiers Prec Micropwr OVP RRIO Quad; CategoryAnalog mixed-signal IC Amplifier circuit; File Size541KB，20 Pages; ManufacturerADI; Websitehttps://www.analog.com; Environmental Compliance

Download Datasheet Parametric Compare View All

ADA4091-4ARUZ-RL Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	ADA4091-4ARUZ-RL	-	-	View	Buy Now

ADA4091-4ARUZ-RL Overview

Precision Amplifiers Prec Micropwr OVP RRIO Quad

ADA4091-4ARUZ-RL Parametric

Parameter Name	Attribute value
Brand Name	Analog Devices Inc
Is it lead-free?	Contains lead
Is it Rohs certified?	conform to
Parts packaging code	TSSOP
package instruction	ROHS COMPLIANT, MO-153AB-1, TSSOP-14
Contacts	14
Manufacturer packaging code	RU-14
Reach Compliance Code	compliant
ECCN code	EAR99
Amplifier type	OPERATIONAL AMPLIFIER
Architecture	VOLTAGE-FEEDBACK
Maximum average bias current (IIB)	0.35 µA
Nominal Common Mode Rejection Ratio	113 dB
frequency compensation	YES
Maximum input offset voltage	600 µV
JESD-30 code	R-PDSO-G14
JESD-609 code	e3
length	5 mm
low-bias	NO
low-dissonance	YES
micropower	YES
Humidity sensitivity level	1
Negative supply voltage upper limit	-18 V
Nominal Negative Supply Voltage (Vsup)	-5 V
Number of functions	4
Number of terminals	14
Maximum operating temperature	125 °C
Minimum operating temperature	-40 °C
Package body material	PLASTIC/EPOXY
encapsulated code	TSSOP
Encapsulate equivalent code	TSSOP14,.25
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
method of packing	TAPE AND REEL
Peak Reflow Temperature (Celsius)	225
power	NO
power supply	+-1.5/+-18/3/36 V
Programmable power	NO
Certification status	Not Qualified
Maximum seat height	1.2 mm
Nominal slew rate	0.46 V/us
Maximum slew rate	1.4 mA
Supply voltage upper limit	18 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	BIPOLAR
Temperature level	AUTOMOTIVE
Terminal surface	Matte Tin (Sn)
Terminal form	GULL WING
Terminal pitch	0.65 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
Nominal Uniform Gain Bandwidth	1220 kHz
Minimum voltage gain	31620
broadband	NO
width	4.4 mm
Base Number Matches	1

ADA4091-4ARUZ-RL Related Products

	ADA4091-4ARUZ-RL	ADA4091-2ARZ-RL	ADA4091-4ACPZ-R2
Description	Precision Amplifiers Prec Micropwr OVP RRIO Quad	Precision Amplifiers Prec Micropwr OVP RRIO Dual	Precision Amplifiers Prec Micropwr OVP RRIO Quad
Brand Name	Analog Devices Inc	Analog Devices Inc	Analog Devices Inc
Is it lead-free?	Contains lead	Contains lead	Contains lead
Is it Rohs certified?	conform to	conform to	conform to
Parts packaging code	TSSOP	SOIC	QFN
package instruction	ROHS COMPLIANT, MO-153AB-1, TSSOP-14	SOP, SOP8,.25	HVQCCN, LCC16,.16SQ,25
Contacts	14	8	16
Manufacturer packaging code	RU-14	R-8	CP-16-17
Reach Compliance Code	compliant	compliant	compliant
ECCN code	EAR99	EAR99	EAR99
Amplifier type	OPERATIONAL AMPLIFIER	OPERATIONAL AMPLIFIER	OPERATIONAL AMPLIFIER
Architecture	VOLTAGE-FEEDBACK	VOLTAGE-FEEDBACK	VOLTAGE-FEEDBACK
Maximum average bias current (IIB)	0.35 µA	0.35 µA	0.35 µA
Nominal Common Mode Rejection Ratio	113 dB	113 dB	113 dB
frequency compensation	YES	YES	YES
Maximum input offset voltage	600 µV	600 µV	400 µV
JESD-30 code	R-PDSO-G14	R-PDSO-G8	S-XQCC-N16
JESD-609 code	e3	e3	e3
length	5 mm	4.9 mm	4 mm
low-dissonance	YES	YES	YES
micropower	YES	YES	YES
Negative supply voltage upper limit	-18 V	-18 V	-18 V
Nominal Negative Supply Voltage (Vsup)	-5 V	-5 V	-5 V
Number of functions	4	2	4
Number of terminals	14	8	16
Maximum operating temperature	125 °C	125 °C	125 °C
Minimum operating temperature	-40 °C	-40 °C	-40 °C
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	UNSPECIFIED
encapsulated code	TSSOP	SOP	HVQCCN
Encapsulate equivalent code	TSSOP14,.25	SOP8,.25	LCC16,.16SQ,25
Package shape	RECTANGULAR	RECTANGULAR	SQUARE
Package form	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE	CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
method of packing	TAPE AND REEL	TAPE AND REEL	TAPE AND REEL
Peak Reflow Temperature (Celsius)	225	260	260
power supply	+-1.5/+-18/3/36 V	+-1.5/+-18/3/36 V	+-1.5/+-18/3/36 V
Certification status	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	1.2 mm	1.75 mm	0.8 mm
Nominal slew rate	0.46 V/us	0.46 V/us	0.46 V/us
Maximum slew rate	1.4 mA	0.7 mA	1.4 mA
Supply voltage upper limit	18 V	18 V	18 V
Nominal supply voltage (Vsup)	5 V	5 V	5 V
surface mount	YES	YES	YES
technology	BIPOLAR	BIPOLAR	BIPOLAR
Temperature level	AUTOMOTIVE	AUTOMOTIVE	AUTOMOTIVE
Terminal surface	Matte Tin (Sn)	Matte Tin (Sn)	MATTE TIN
Terminal form	GULL WING	GULL WING	NO LEAD
Terminal pitch	0.65 mm	1.27 mm	0.65 mm
Terminal location	DUAL	DUAL	QUAD
Maximum time at peak reflow temperature	NOT SPECIFIED	30	40
Nominal Uniform Gain Bandwidth	1220 kHz	1220 kHz	1220 kHz
Minimum voltage gain	31620	31620	31620
width	4.4 mm	3.9 mm	4 mm
low-bias	NO	-	NO
Humidity sensitivity level	1	1	-
power	NO	-	NO
Programmable power	NO	-	NO
broadband	NO	-	NO
Base Number Matches	1	-	1

Recommended Resources

Inventory of radio frequency interference rectification error circuits in amplifiers

Three-phase power supply phase sequence dedicated circuit

Electric water distiller water cutoff protection circuit

HTS temperature control circuit

555 linear voltage/frequency converter circuit

calendar clock circuit

TouchGFX Design" + graph waveform drawing 2: Currently, the demo is simulated based on the PC platform. Since the memory of the development board is too small, only the basic transplantation is performed. Screen1 is a function similar to the rot...; 邵少少 stm32/stm8

FPGA_100 Days Journey_Matrix Keyboard Design: ...; 至芯科技FPGA大牛 FPGA/CPLD

Playing with Zynq Serial 27 - Exporting PS hardware configuration and creating a new SDK project: 1 OverviewAfter configuring the PL project of the PS and completing the compilation, you need to export the hardware configuration of the PS as the BSP ( Board Support Package ) of the SDK . Then you ...; ove学习使我快乐 FPGA/CPLD

New technologies for car networking functions: ConVeX Alliance launches Europe's first live demonstration of C-V2X direct communication interoperability between motorcycles, cars and infrastructure. The Internet of Vehicles system refers to the co...; muyankop Automotive Electronics

Recommend an FPGA development board, with schematic diagram: [i=s]This post was last edited by littleshrimp on 2020-12-29 08:21[/i]The Black Gold AXU2CGx development board uses Xinlinx's XUZU2CG. This is a very cost-effective development board, with an official...; littleshrimp Special Edition for Assessment Centres

2018 National Undergraduate Mathematical Modeling Contest Test Questions: Not long ago, a netizen told me that he was going to participate in the National Undergraduate Mathematical Modeling Contest. Are there any other students in the forum who are participating in this co...; okhxyyo DIY/Open Source Hardware

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components