LD175C104KAB2W datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> LD175C104KAB2W

LD175C104KAB2W: DescriptionMultilayer Ceramic Capacitors MLCC - SMD/SMT 50V .1uF X7R 0508 REV 10% Tol; CategoryPassive components; File Size239KB，4 Pages; ManufacturerAVX

Download Datasheet Parametric View All

LD175C104KAB2W Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	LD175C104KAB2W	-	-	View	Buy Now

LD175C104KAB2W Overview

Multilayer Ceramic Capacitors MLCC - SMD/SMT 50V .1uF X7R 0508 REV 10% Tol

LD175C104KAB2W Parametric

Parameter Name	Attribute value
Product Attribute	Attribute Value
Manufacturer	AVX
Product Category	Multilayer Ceramic Capacitors MLCC - SMD/SMT
RoHS	N
Capacitance	0.1 uF
Voltage Rating DC	50 VDC
Dielectric	X7R
Tolerance	10 %
Case Code - in	0508 (Reversed)
Case Code - mm	1220 (Reversed)
Height	1.02 mm
Minimum Operating Temperature	- 55 C
Maximum Operating Temperature	+ 125 C
Product	Reverse Geometry Type MLCCs
Packaging	Reel
Length	1.27 mm
Package / Case	0508 (1220 metric) Reversed
Termination Style	SMD/SMT
Type	Low Inductance Chip Capacitor (LICC)
Width	2 mm
Capacitance - nF	100 nF
Capacitance - pF	100000 pF
Factory Pack Quantity	4000

Preview

Download Datasheet

View All

Low Inductance Capacitors

Introduction

The signal integrity characteristics of a Power Delivery

Network (PDN) are becoming critical aspects of board level

and semiconductor package designs due to higher operating

frequencies, larger power demands, and the ever shrinking

lower and upper voltage limits around low operating voltages.

These power system challenges are coming from mainstream

designs with operating frequencies of 300MHz or greater,

modest ICs with power demand of 15 watts or more, and

operating voltages below 3 volts.

The classic PDN topology is comprised of a series of

capacitor stages. Figure 1 is an example of this architecture

with multiple capacitor stages.

An ideal capacitor can transfer all its stored energy to a load

instantly. A real capacitor has parasitics that prevent

instantaneous transfer of a capacitor’s stored energy. The

true nature of a capacitor can be modeled as an RLC

equivalent circuit. For most simulation purposes, it is possible

to model the characteristics of a real capacitor with one

Slowest Capacitors

capacitor, one resistor, and one inductor. The RLC values in

this model are commonly referred to as equivalent series

capacitance (ESC), equivalent series resistance (ESR), and

equivalent series inductance (ESL).

The ESL of a capacitor determines the speed of energy

transfer to a load. The lower the ESL of a capacitor, the faster

that energy can be transferred to a load. Historically, there

has been a tradeoff between energy storage (capacitance)

and inductance (speed of energy delivery). Low ESL devices

typically have low capacitance. Likewise, higher capacitance

devices typically have higher ESLs. This tradeoff between

ESL (speed of energy delivery) and capacitance (energy

storage) drives the PDN design topology that places the

fastest low ESL capacitors as close to the load as possible.

Low Inductance MLCCs are found on semiconductor

packages and on boards as close as possible to the load.

Fastest Capacitors

Semiconductor Product

Bulk

Board-Level

Package-Level

Die-Level

Low Inductance Decoupling Capacitors

Figure 1 Classic Power Delivery Network (PDN) Architecture

LOW INDUCTANCE CHIP CAPACITORS

The key physical characteristic determining equivalent series

inductance (ESL) of a capacitor is the size of the current loop

it creates. The smaller the current loop, the lower the ESL. A

standard surface mount MLCC is rectangular in shape with

electrical terminations on its shorter sides. A Low Inductance

Chip Capacitor (LICC) sometimes referred to as Reverse

Geometry Capacitor (RGC) has its terminations on the longer

side of its rectangular shape.

When the distance between terminations is reduced, the size

of the current loop is reduced. Since the size of the current

loop is the primary driver of inductance, an 0306 with a

smaller current loop has significantly lower ESL then an 0603.

The reduction in ESL varies by EIA size, however, ESL is

typically reduced 60% or more with an LICC versus a

standard MLCC.

INTERDIGITATED CAPACITORS

The size of a current loop has the greatest impact on the ESL

characteristics of a surface mount capacitor. There is a

secondary method for decreasing the ESL of a capacitor.

This secondary method uses adjacent opposing current

loops to reduce ESL. The InterDigitated Capacitor (IDC)

utilizes both primary and secondary methods of reducing

inductance. The IDC architecture shrinks the distance

between terminations to minimize the current loop size, then

further reduces inductance by creating adjacent opposing

current loops.

An IDC is one single capacitor with an internal structure that

has been optimized for low ESL. Similar to standard MLCC

versus LICCs, the reduction in ESL varies by EIA case size.

Typically, for the same EIA size, an IDC delivers an ESL that

is at least 80% lower than an MLCC.

REV 01

Recommended Resources

Homemade three-terminal voltage stabilizing module circuit diagram

Two-speed motor control circuit

Motor constant speed control circuit

Multi-point motor control circuit diagram

Power supply for TTL circuit

Computer motherboard circuit diagram 820 2_03

How to dynamically open the Bluetooth kernel log for the Allwinner V853 chip?: **1. Topic** How to dynamically open the log of the Bluetooth kernel **2. Problem background** Product: Tina product such as scanning pen Hardware: V853 + XR829 Software: Tina linux4.9 The purpose is ...; aleksib Domestic Chip Exchange

Regarding the problem of leakage current when the MOS tube is not completely turned off: The circuit diagram of this part is as shown in the figure. The signal generator PULSE generates a +4V square wave signal, and the driver IC1 converts it into a +18V square wave signal and outputs it ...; 383503452 Analog electronics

Detailed explanation: ground wire and power wire: Part 1: Basic design principles for basic power supply and groundNoise on ground and power linesThe ideal ground resistance is zero, but in reality the ground always has a certain impedance. Especiall...; 木犯001号 Power technology

EEWORLD University - Introducing the SimpleLink? MCU Platform: Introduction to SimpleLink? MCU platform : https://training.eeworld.com.cn/course/4998...; wanglan123 Talking

Basic principles of PCB anti-interference design: The basic principles of anti-interference design are: suppress interference sources, cut off interference propagation paths, and improve the anti-interference performance of sensitive devices. 1. Supp...; 杭猎板 PCB Design

TI Action Camera and Handheld Stabilizer Solutions: This course introduces TI's small-size, low-power power rail solutions, high-efficiency charging chips with JEITA functions to extend system usage time, and highly integrated audio codecs to improve u...; arui1999 TI Technology Forum

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components