EEWORLDEEWORLDEEWORLD

Part Number

Search

EMRA22T2H-33.333M

Description
Standard Clock Oscillators Programmable Oscillator 33.333MHz SMD 3.2mm x 5.0mm 50ppm -40 C to +125 C
CategoryPassive components   
File Size808KB,6 Pages
ManufacturerECLIPTEK
Websitehttp://www.ecliptek.com
Download Datasheet Parametric View All

EMRA22T2H-33.333M Overview

Standard Clock Oscillators Programmable Oscillator 33.333MHz SMD 3.2mm x 5.0mm 50ppm -40 C to +125 C

EMRA22T2H-33.333M Parametric

Parameter NameAttribute value
Product AttributeAttribute Value
ManufacturerECLIPTEK
Product CategoryStandard Clock Oscillators
EMRA22T2H-33.333M
REGULATORY COMPLIANCE
2011/65 +
2015/863
(Data Sheet downloaded on May 30, 2018)
174 SVHC
ITEM DESCRIPTION
MEMS Clock Oscillators LVCMOS (CMOS) 2.5Vdc 4 Pad 3.2mm x 5.0mm Plastic Surface Mount (SMD)
33.333MHz ±50ppm over -40°C to +125°C
ELECTRICAL SPECIFICATIONS
Nominal Frequency
Frequency Tolerance/Stability
Aging at 25°C
Supply Voltage
Input Current
Output Voltage Logic High (Voh)
Output Voltage Logic Low (Vol)
Rise/Fall Time
Duty Cycle
Load Drive Capability
Output Logic Type
Output Control Function
Output Control Input Voltage Logic
High (Vih)
Output Control Input Voltage Logic
Low (Vil)
Tri-State Output Enable Time
Tri-State Output Disable Time
Period Jitter (RMS)
RMS Phase Jitter (Fj = 900kHz to
7.5MHz; Random)
RMS Phase Jitter (Fj = 12kHz to
20MHz; Random)
Start Up Time
Storage Temperature Range
33.333MHz
±50ppm Maximum over -40°C to +125°C (Inclusive of all conditions: Calibration Tolerance at 25°C, Frequency Stability
over the Operating Temperature Range, Supply Voltage Change, and Output Load Change)
±1.5ppm Maximum First Year
2.5Vdc ±10%
6mA Maximum (No Load)
90% of Vdd Minimum (IOH = -3mA)
10% of Vdd Maximum (IOL = +3mA)
1.2nSec Typical, 3nSec Maximum (Measured from 20% to 80% of waveform)
50 ±5(%) (Measured at 50% of waveform)
15pF Maximum
CMOS
Tri-State (Disabled Output: High Impedance)
70% of Vdd Minimum or No Connect to Enable Output
30% of Vdd Maximum to Disable Output
150nSec Maximum
150nSec Maximum
2pSec Typical, 4pSec Maximum
0.5pSec Typical, 1pSec Maximum
1.5pSec Typical, 3pSec Maximum
5mSec Maximum
-65°C to +150°C
ENVIRONMENTAL & MECHANICAL SPECIFICATIONS
ESD Susceptibility
Flammability
Mechanical Shock
Moisture Sensitivity
Solderability
Temperature Cycling
Vibration
JESD22-A114, HBM, 2000V
UL94-V0
MIL-STD-883, Method 2002, Condition E, 10,000G
J-STD-020, MSL 1
MIL-STD-883, Method 2003 (Four I/O Pads on bottom of package only)
JESD22-A104, Condition B
MIL-STD-883, Method 2007, Condition A, 20G
www.ecliptek.com | Specification Subject to Change Without Notice | Revision C 03/31/2014 | Page 1 of 6
Ecliptek, LLC
5458 Louie Lane, Reno, NV 89511
1-800-ECLIPTEK or 714.433.1200
Yanshan University teacher claims to have overturned the theory of relativity
Source: The Paper Li Zifeng, a teacher at Hebei Yanshan University and a recommended project for the 2021 Hebei Science and Technology Award, has attracted attention for his research titled "Adhering ...
eric_wang Talking
EEWORLD University Hall ---- Innovation of general-purpose operational amplifier and comparator chip
Innovation of general-purpose op amp and comparator chips : https://training.eeworld.com.cn/course/5674...
hi5 Analog electronics
[Perf-V Evaluation] Behavior simulation of breathing light based on Perf-V development board
PWM stands for Pulse Width Modulation. This article will use FPGA to generate PWM to drive the LED circuit.1. Design requirementsDefine a pulse width counter cnt1/cnt2, which are used to generate tria...
superstar_gu EE_FPGA Learning Park
Using proteus to learn ARM (LPC2103): familiar with the development environment
[size=4][color=#000000][backcolor=white]Recently, I have been learning ARM (LPC2103) by myself. I want to record all my learning experiences in this blog and make progress together with all the newcom...
灞波儿奔 Microcontroller MCU
Where is the rotation control point of the FILL filler block in PROTEL?
May I ask where is the rotation control point of the FILL block in PROTEL, as shown in the figure below....
一沙一世 stm32/stm8
When using DSP algorithms on FPGA, can only the provided hard core be used?
When using DSP algorithms on FPGA, can I only use the provided hard cores? I see that many FPGAs provide DSP cores, but they are not free. What is the approximate price? Is it possible to use free dev...
jinyi7016 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号