LR1118L-33-TN3-D-R datasheet, PDF

LR1118L-33-TN3-D-R: DescriptionLOW DROP POSITIVE VOLTAGE REGULATORS; CategoryPower/power management The power supply circuit; File Size124KB，6 Pages; ManufacturerUNISONIC TECHNOLOGIES CO.,LTD; Websitehttp://www.unisonic.com.tw/; Environmental Compliance

Download Datasheet Parametric View All

LR1118L-33-TN3-D-R Overview

LOW DROP POSITIVE VOLTAGE REGULATORS

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	UNISONIC TECHNOLOGIES CO.,LTD
Parts packaging code	TO-252
package instruction	LEAD FREE, TO-252, 3 PIN
Contacts	4
Reach Compliance Code	compli
ECCN code	EAR99
Maximum drop-back voltage 1	0.65 V
Maximum input voltage	15 V
Minimum input voltage	5.3 V
JESD-30 code	R-PSSO-G2
length	6.6 mm
Number of functions	1
Number of terminals	2
Working temperatureTJ-Max	125 °C
Operating temperatureTJ-Mi
Maximum output current 1	1 A
Maximum output voltage 1	3.366 V
Minimum output voltage 1	3.234 V
Nominal output voltage 1	3.3 V
Package body material	PLASTIC/EPOXY
encapsulated code	TO-252
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
Regulator type	FIXED POSITIVE SINGLE OUTPUT LDO REGULATOR
Maximum seat height	2.38 mm
surface mount	YES
Terminal form	GULL WING
Terminal pitch	2.28 mm
Terminal location	SINGLE
Maximum time at peak reflow temperature	NOT SPECIFIED
width	5.7 mm

Analyzing the interrupt behavior of gd32vf103 from the underlying principle of RISC-V: 1. Overview2. Interrupt vector table initialization3. Detailed analysis of irq_entry4. Understanding of the gd32vf103 interrupt programming model1. Overview When dealing with RISCv processor interrupt...; 天明 Domestic Chip Exchange

Digital frequency meter design: I want to design a frequency meter based on FPGA. There are programs for each module. They need to be created into a project file, which can be downloaded into fpga. If you can complete it, please pri...; 无名人 FPGA/CPLD

Audio Pre-Processing System Reference Design Using C5517: [i=s]This post was last edited by Jacktang on 2019-5-19 00:07[/i] [size=4]Audio Preprocessing System Reference Design Using C5517 Description This reference design uses multiple microphones, beamformi...; Jacktang DSP and ARM Processors

Complete breakdown, a conversation between a computer idiot and a hacker!: Hacker: I have controlled your computer. Xiaobai: How? Hacker: With a Trojan horse . Xiaobai: ... Where is it? I can't see it. Hacker: Open your task manager. Xiaobai: ... Where is the task manager? H...; soso Talking

EEWORLD University Hall ---- Image Processing and Analysis by Jia Yonghong, Wuhan University: Image Processing and Analysis, Yonghong Jia, Wuhan University : https://training.eeworld.com.cn/course/5404Image Processing and Analysis aims to enrich students' knowledge of image processing and anal...; 木犯001号 Integrated technical exchanges

What RF engineers must know: S parameters explained from the basics to the advanced (with examples): [i=s] This post was last edited by They Force Me to Be Undercover on 2018-10-23 11:23[/i] [size=3][color=rgb(50, 50, 50)][font=myFont, "]S parameter measurement is one of the basic means in the RF des...; 他们逼我做卧底 RF/Wirelessly

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components