EEWORLDEEWORLDEEWORLD

Part Number

Search

CD74HCT4094E

Description
HCT SERIES, 8-BIT RIGHT SERIAL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, PDIP16
Categorylogic    logic   
File Size46KB,8 Pages
ManufacturerHarris
Websitehttp://www.harris.com/
Download Datasheet Parametric Compare View All

CD74HCT4094E Online Shopping

Suppliers Part Number Price MOQ In stock  
CD74HCT4094E - - View Buy Now

CD74HCT4094E Overview

HCT SERIES, 8-BIT RIGHT SERIAL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, PDIP16

CD74HCT4094E Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerHarris
package instructionDIP, DIP16,.3
Reach Compliance Codeunknow
Other featuresPARALLEL OUTPUT IS LATCHED; UNLATCHED SERIAL SHIFT RIGHT OUTPUT
Counting directionRIGHT
seriesHCT
JESD-30 codeR-PDIP-T16
JESD-609 codee0
Logic integrated circuit typeSERIAL IN PARALLEL OUT
Maximum Frequency@Nom-Su20000000 Hz
Number of digits8
Number of functions1
Number of terminals16
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Output characteristics3-STATE
Output polarityTRUE
Package body materialPLASTIC/EPOXY
encapsulated codeDIP
Encapsulate equivalent codeDIP16,.3
Package shapeRECTANGULAR
Package formIN-LINE
power supply5 V
propagation delay (tpd)43 ns
Certification statusNot Qualified
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountNO
technologyCMOS
Temperature levelMILITARY
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
Trigger typePOSITIVE EDGE
minfmax60 MHz
Semiconductor
CD74HC4094,
CD74HCT4094
High Speed CMOS Logic
8-Stage Shift and Store Bus Register, Three-State
Description
The Harris CD74HC4094 and CD74HCT4094 are 8-stage
serial shift registers having a storage latch associated with
each stage for strobing data from the serial input to parallel
buffered three-state outputs. The parallel outputs may be
connected directly to common bus lines. Data is shifted on
positive clock transitions. The data in each shift register
stage is transferred to the storage register when the Strobe
input is high. Data in the storage register appears at the
outputs whenever the Output-Enable signal is high.
Two serial outputs are available for cascading a number of
these devices. Data is available at the QS
1
serial output
terminal on positive clock edges to allow for high-speed
operation in cascaded system in which the clock rise time is
fast. The same serial information, available at the QS
2
terminal on the next negative clock edge, provides a means
for cascading these devices when the clock rise time is slow.
November 1997
Features
• Buffered Inputs
• Separate Serial Outputs Synchronous to Both
Positive and Negative Clock Edges For Cascading
• Fanout (Over Temperature Range)
- Standard Outputs . . . . . . . . . . . . . . . 10 LSTTL Loads
- Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads
• Wide Operating Temperature Range . . . -55
o
C to 125
o
C
• Balanced Propagation Delay and Transition Times
• Significant Power Reduction Compared to LSTTL
Logic ICs
• HC Types
- 2V to 6V Operation
- High Noise Immunity: N
IL
= 30%, N
IH
= 30% of V
CC
at V
CC
= 5V
• HCT Types
- 4.5V to 5.5V Operation
- Direct LSTTL Input Logic Compatibility,
V
IL
= 0.8V (Max), V
IH
= 2V (Min)
- CMOS Input Compatibility, I
l
1µA at V
OL
, V
OH
[ /Title
(CD74H
C4094,
CD74H
CT4094
)
/Sub-
ject
(High
Speed
CMOS
Logic 8-
Ordering Information
PART NUMBER
CD74HC4094E
CD74HCT4094E
CD74HC4094M
TEMP. RANGE (
o
C)
-55 to 125
-55 to 125
-55 to 125
-55 to 125
PACKAGE
16 Ld PDIP
16 Ld PDIP
16 Ld SOIC
16 Ld SOIC
PKG.
NO.
E16.3
E16.3
M16.15
M16.15
Pinout
CD74HC4094, CD74HCT4094
(PDIP, SOIC)
TOP VIEW
STROBE 1
DATA 2
CP 3
Q
0
4
Q
1
5
Q
2
6
Q
3
7
GND 8
16 V
CC
15 OE
14 Q
4
13 Q
5
12 Q
6
11 Q
7
10 QS
2
9 QS
1
CD74HCT4094M
NOTES:
1. When ordering, use the entire part number. Add the suffix 96 to
obtain the variant in the tape and reel.
2. Wafer or die for this part number is available which meets all elec-
trical specifications. Please contact your local sales office or
Harris customer service for ordering information.
CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.
Copyright
©
Harris Corporation 1997
File Number
1779.1
1

CD74HCT4094E Related Products

CD74HCT4094E CD74HC4094E CD74HCT4094 CD74HC4094 CD74HCT4094M CD74HC4094M
Description HCT SERIES, 8-BIT RIGHT SERIAL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, PDIP16 HC/UH SERIES, 8-BIT RIGHT SERIAL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, PDIP16 HC/UH SERIES, 8-BIT RIGHT SERIAL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, PDIP16 HC/UH SERIES, 8-BIT RIGHT SERIAL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, PDIP16 HCT SERIES, 8-BIT RIGHT SERIAL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, PDSO16 HC/UH SERIES, 8-BIT RIGHT SERIAL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, PDSO16
series HCT HC/UH HC/UH HC/UH HCT HC/UH
Number of digits 8 8 8 8 8 8
Number of functions 1 1 1 1 1 1
Number of terminals 16 16 16 16 16 16
Maximum operating temperature 125 °C 125 °C 125 Cel 125 Cel 125 °C 125 °C
Minimum operating temperature -55 °C -55 °C -55 Cel -55 Cel -55 °C -55 °C
Output characteristics 3-STATE 3-STATE 3-ST 3-ST 3-STATE 3-STATE
Output polarity TRUE TRUE TRUE TRUE TRUE TRUE
Temperature level MILITARY MILITARY MILITARY MILITARY MILITARY MILITARY
Terminal form THROUGH-HOLE THROUGH-HOLE THROUGH-HOLE THROUGH-HOLE GULL WING GULL WING
Terminal location DUAL DUAL DUAL DUAL DUAL DUAL
Trigger type POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE
Is it Rohs certified? incompatible incompatible - - incompatible incompatible
package instruction DIP, DIP16,.3 DIP, DIP16,.3 - - SOP, SOP16,.25 SOP, SOP16,.25
Reach Compliance Code unknow unknow - - unknow unknow
Other features PARALLEL OUTPUT IS LATCHED; UNLATCHED SERIAL SHIFT RIGHT OUTPUT PARALLEL OUTPUT IS LATCHED; UNLATCHED SERIAL SHIFT RIGHT OUTPUT - - PARALLEL OUTPUT IS LATCHED; UNLATCHED SERIAL SHIFT RIGHT OUTPUT PARALLEL OUTPUT IS LATCHED; UNLATCHED SERIAL SHIFT RIGHT OUTPUT
Counting direction RIGHT RIGHT - - RIGHT RIGHT
JESD-30 code R-PDIP-T16 R-PDIP-T16 - - R-PDSO-G16 R-PDSO-G16
JESD-609 code e0 e0 - - e0 e0
Logic integrated circuit type SERIAL IN PARALLEL OUT SERIAL IN PARALLEL OUT - - SERIAL IN PARALLEL OUT SERIAL IN PARALLEL OUT
Maximum Frequency@Nom-Su 20000000 Hz 20000000 Hz - - 20000000 Hz 20000000 Hz
Package body material PLASTIC/EPOXY PLASTIC/EPOXY - - PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code DIP DIP - - SOP SOP
Encapsulate equivalent code DIP16,.3 DIP16,.3 - - SOP16,.25 SOP16,.25
Package shape RECTANGULAR RECTANGULAR - - RECTANGULAR RECTANGULAR
Package form IN-LINE IN-LINE - - SMALL OUTLINE SMALL OUTLINE
power supply 5 V 2/6 V - - 5 V 2/6 V
propagation delay (tpd) 43 ns 295 ns - - 43 ns 295 ns
Certification status Not Qualified Not Qualified - - Not Qualified Not Qualified
Maximum supply voltage (Vsup) 5.5 V 6 V - - 5.5 V 6 V
Minimum supply voltage (Vsup) 4.5 V 2 V - - 4.5 V 2 V
Nominal supply voltage (Vsup) 5 V 5 V - - 5 V 5 V
surface mount NO NO - - YES YES
technology CMOS CMOS - - CMOS CMOS
Terminal surface Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) - - Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb)
Terminal pitch 2.54 mm 2.54 mm - - 1.27 mm 1.27 mm
minfmax 60 MHz 60 MHz - - 60 MHz 60 MHz
TM4C 129 CAN communication
I am using a TM4C129 development board. When debugging CAN communication, it works in LOOPBACK mode. Another board connected with a CAN chip can also receive signals. However, it does not work in BASI...
张老爷 Microcontroller MCU
ESP8266 SDK Documentation Programming Manual
ESP8266 SDK Documentation Programming Manual...
普拉世科技 Download Centre
[Help] Issues with replacing domestically produced switch chips!!!
The current product uses the STM6601 chip, but it is out of stock. Now we want to replace it with a domestic chip. Let me briefly talk about the functions of this chip. This chip is always powered, an...
w494143467 Domestic Chip Exchange
Who knows about BMS protection delay?
Who knows about BMS protection delay?Overcharge voltage protection delay, overcharge protection release delay, over discharge voltage protection delay, discharge overcurrent protection delay----------...
QWE4562009 Discrete Device
Ride: Which country will be the ultimate winner in 5G? Reply to this post and give points
[align=center][media=swf,500,375]http://player.youku.com/player.php/sid/XNDEwMzAxMjQ3Ng==/v.swf[/media][/align] [align=center][/align] [size=4] As we all know, China is now the leader in 5G. The Ameri...
高进 RF/Wirelessly
How to clearly mark chip pins with multiple functions in the schematic library?
[i=s]This post was last edited by lingking on 2019-5-24 19:09[/i] The chip pins of a microcontroller or processor may have many functions. When making a schematic library, many people directly copy an...
lingking Integrated technical exchanges

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号