EEWORLDEEWORLDEEWORLD

Part Number

Search

530NC596M000DGR

Description
LVDS Output Clock Oscillator, 596MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
Categoryoscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

530NC596M000DGR Overview

LVDS Output Clock Oscillator, 596MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530NC596M000DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability7%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency596 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVDS
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
Mobile 5G device antenna tuning knowledge
Every antenna has a natural resonant frequency at which maximum antenna efficiency is achieved. Placing a shunt capacitor (to lower the resonant frequency) or a shunt inductor (to raise the resonant f...
alan000345 RF/Wirelessly
Those who are familiar with solar photovoltaic laminators, please come in!
I am a newcomer in the solar photovoltaic industry and only know how to use a laminator. My company's equipment: Boshuo semi-automatic laminator (button type) Equipment problem: Siemens LOGO! 230RC an...
idklkl Industrial Control Electronics
How to change the SinA332.0 development board from VGA output to LCD output
[size=5][backcolor=rgb(222, 240, 251)]Allwinner A33 processor supports Android 4.4 and 6.0 versions[/backcolor][/size] [backcolor=rgb(222, 240, 251)]Because the default configuration in the system sou...
babyking Embedded System
Why is large-screen splicing becoming more and more market-oriented?
Security display, large screen splicing is becoming more and more market-oriented and widely used, but the price is getting cheaper and cheaper. Is this a good thing? How many people can stay in the m...
honesty0303 DIY/Open Source Hardware
MSP430 MCU matrix keyboard driver LED
1#includemsp430F169.h2 //Custom data structure for easy use3 #define uchar unsigned char4 #define uint unsigned int5 #define ulong unsigned long6 /*7 * Software delay function8 */9 #define CPU_F ((dou...
Aguilera Microcontroller MCU
【Smart Sports Watch】2. Build Development Environment 1
[i=s]This post was last edited by hehung on 2021-4-18 15:41[/i]Now we have entered the development stage, and the first step is to build a development environment.1. The first thing is to download the...
hehung onsemi and Avnet IoT Innovation Design Competition

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号