LEAD FINISH (SnPb) ARE IN EOL PROCESS - LAST TIME BUY EXPIRES JUNE 15, 2018
CMOS SyncFIFO
™
64 x 9, 256 x 9, 512 x 9,
1,024 x 9, 2,048 x 9,
4,096 x 9 and 8,192 x 9
IDT72421, IDT72201
IDT72211, IDT72221
IDT72231, IDT72241
IDT72251
FEATURES:
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
64 x 9-bit organization (IDT72421)
256 x 9-bit organization (IDT72201)
512 x 9-bit organization (IDT72211)
1,024 x 9-bit organization (IDT72221)
2,048 x 9-bit organization (IDT72231)
4,096 x 9-bit organization (IDT72241)
8,192 x 9-bit organization (IDT72251)
10 ns read/write cycle time
Read and Write Clocks can be independent
Dual-Ported zero fall-through time architecture
Empty and Full Flags signal FIFO status
Programmable Almost-Empty and Almost-Full flags can be set
to any depth
Programmable Almost-Empty and Almost-Full flags default to
Empty+7, and Full-7, respectively
Output enable puts output data bus in high-impedance state
Advanced submicron CMOS technology
Available in the 32-pin plastic leaded chip carrier (PLCC) and
32-pin Thin Quad Flat Pack (TQFP)
For through-hole product please see the IDT72420/72200/72210/
72220/72230/72240 data sheet
Industrial temperature range (–40°C to +85°C) is available
°
°
Green parts available, see ordering information
The IDT72421/72201/72211/72221/72231/72241/72251 SyncFIFO™
are very high-speed, low-power First-In, First-Out (FIFO) memories with
clocked read and write controls. These devices have a 64, 256, 512, 1,024,
2,048, 4,096, and 8,192 x 9-bit memory array, respectively. These FIFOs are
applicable for a wide variety of data buffering needs such as graphics, local area
networks and interprocessor communication.
These FIFOs have 9-bit input and output ports. The input port is controlled
by a free-running clock (WCLK), and two write enable pins (WEN1, WEN2).
Data is written into the Synchronous FIFO on every rising clock edge when
the write enable pins are asserted. The output port is controlled by another clock
pin (RCLK) and two read enable pins (REN1,
REN2).
The Read Clock can
be tied to the Write Clock for single clock operation or the two clocks can run
asynchronous of one another for dual-clock operation. An output enable pin
(OE) is provided on the read port for three-state control of the output.
The Synchronous FIFOs have two fixed flags, Empty (EF) and Full (FF).
Two programmable flags, Almost-Empty (PAE) and Almost-Full (PAF), are
provided for improved system control. The programmable flags default to
Empty+7 and Full-7 for
PAE
and
PAF,
respectively. The programmable flag
offset loading is controlled by a simple state machine and is initiated by asserting
the load pin (LD).
These FIFOs are fabricated using high-speed submicron CMOS technology.
DESCRIPTION:
FUNCTIONAL BLOCK DIAGRAM
WCLK
WEN1
WEN2
D
0
- D
8
LD
INPUT REGISTER
OFFSET REGISTER
EF
PAE
PAF
FF
WRITE CONTROL
LOGIC
RAM ARRAY
64 x 9, 256 x 9,
512 x 9, 1,024 x 9,
2,048 x 9, 4,096 x 9,
8,192 x 9
FLAG
LOGIC
WRITE POINTER
READ POINTER
READ CONTROL
LOGIC
OUTPUT REGISTER
RESET LOGIC
RCLK
REN1
REN2
RS
OE
Q
0
- Q
8
2655 drw01
IDT and the IDT logo are registered trademarks of Integrated Device Technology, Inc. The SyncFIFO is a registered trademark of Integrated Device Technology, Inc.
nRF51822-QFAA is an old-generation popular chip of NORDIC, and everyone is very familiar with it. This chip has established NORDIC's leading position in the field of Bluetooth 4.2. It has a wide range...
The previous evaluation verified the IDF case sd_spi, and the Kaluga board can be connected to an external SPI port TF module to implement file operations. This article continues to improve the case t...
[i=s]This post was last edited by hujj on 2021-1-21 14:08[/i]When testing serial communication, I wrote the following code in the main loop and set the number of characters to be received as large as ...
In C language, a variable is defined and assigned a value in one file, and then declared and referenced in another file, and the value becomes 0 at this time....
Embedded plays a big role now. Many people have joined the embedded industry. But do you know the threshold of embedded? For embedded, it is not easy to get started. This requires students to have a g...
Share the working circuit diagram of the microwave oven, the circuit composition and working principle of the microwave oven. Household microwave ovens basically adopt a box-type structure. The cir...[Details]
XTYBE Statement 1: 2nd Floor: ABSACC.h, the definition of XBYTE is as follows, #define XBYTE ((unsigned char volatile xdata *) 0), XBYTE is equivalent to a pointer to an unsigned character variable p...[Details]
Modern cars are complex systems composed of sensors, electronic control units (ECUs), and actuators that control and monitor the status of the vehicle through different types of in-vehicle network ...[Details]
This year, I completed 4 bootloaders during the National Day. I introduced 2 of them before, both of which are USB bootloaders for PIC32MZ. Next, I will introduce 2 USB bootloaders for PIC24. The fir...[Details]
The essence of the optical synchronous digital transmission system is a network or networking that integrates multiplexing, line transmission and switching functions and is operated by a unified ne...[Details]
The Hexapod Tester is a widely used instrument used to evaluate the ability of carpets to retain their appearance over time. It complies with many standards: including ISO 9405, ISO 10361; BS EN 1471...[Details]
The HVC 4420F is a product designed to drive small brushed, stepper or brushless motors, and it meets the latest requirements for modern cars to provide diagnostic functions for smart actuators. Th...[Details]
1 Overview
Due to the importance of the parking mechanism in the automatic transmission, its design, analysis, and calculation are of great significance. Taking the parking mechanism of a cont...[Details]
For more than two decades, FPGAs have provided the world with the most flexible, adaptable, and fast design environment. Early DSP designers discovered that a reprogrammable sea of gates coul...[Details]
A patent titled "Camera assembly and electronic device" was revealed. Its application number is CN201822150093.2, the application date is December 20, 2018, and the publication date is July 2, 2019. ...[Details]
New 3D pSLC SSD for write-intensive industrial and network communications storage applications
BRONSCHHOFEN, Switzerland, March 24, 2022 — Swissbit has expanded its product line with...[Details]
1. Introduction
In some special applications, a low voltage and high current power supply is needed, and sometimes a pulse power supply with adjustable power frequency and pulse width is also neede...[Details]
Translated from EEtimes The start of the Battery Electric Vehicle (BEV) revolution is going to be a shaky one, which will greatly impact the automotive and transportation industries, but it will ta...[Details]
Recently, the Chinese Society for Electrical Engineering announced the list of winners of the 2024 Electric Power Science and Technology Award. Tan Yaosheng, deputy director of the Multi-Energy Com...[Details]