EEWORLDEEWORLDEEWORLD

Part Number

Search

74FCT162511ATPVG

Description
SSOP-56, Tube
Categorylogic   
File Size237KB,11 Pages
ManufacturerIDT (Integrated Device Technology)
Environmental Compliance  
Download Datasheet Parametric Compare View All

74FCT162511ATPVG Online Shopping

Suppliers Part Number Price MOQ In stock  
74FCT162511ATPVG - - View Buy Now

74FCT162511ATPVG Overview

SSOP-56, Tube

74FCT162511ATPVG Parametric

Parameter NameAttribute value
Brand NameIntegrated Device Technology
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerIDT (Integrated Device Technology)
Parts packaging codeSSOP
package instructionSOP, SSOP56,.4
Contacts56
Manufacturer packaging codePVG56
Reach Compliance Codecompliant
ECCN codeEAR99
Control typeINDEPENDENT CONTROL
Counting directionBIDIRECTIONAL
seriesFCT
JESD-30 codeR-PDSO-G56
JESD-609 codee3
length18.415 mm
Logic integrated circuit typeREGISTERED BUS TRANSCEIVER
MaximumI(ol)0.064 A
Humidity sensitivity level1
Number of digits16
Number of functions1
Number of ports2
Number of terminals56
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Output characteristics3-STATE
Output polarityTRUE
Package body materialPLASTIC/EPOXY
encapsulated codeSOP
Encapsulate equivalent codeSSOP56,.4
Package shapeRECTANGULAR
Package formSMALL OUTLINE
method of packingTUBE
Peak Reflow Temperature (Celsius)260
power supply5 V
Prop。Delay @ Nom-Sup5 ns
propagation delay (tpd)5.6 ns
Certification statusNot Qualified
Maximum seat height2.794 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceMatte Tin (Sn) - annealed
Terminal formGULL WING
Terminal pitch0.635 mm
Terminal locationDUAL
Maximum time at peak reflow temperature30
translateN/A
Trigger typePOSITIVE EDGE
width7.493 mm
Base Number Matches1
IDT54/74FCT162511AT/CT
FAST CMOS 16-BIT REGISTERED/LATCHED TRANSCEIVER
MILITARY AND INDUSTRIAL TEMPERATURE RANGES
FAST CMOS 16-BIT
IDT54/74FCT162511AT/CT
REGISTERED/LATCHED
TRANSCEIVER WITH PARITY
FEATURES:
0.5 MICRON CMOS Technology
Typical t
sk(o)
(Output Skew) < 250ps, clocked mode
Low input and output leakage
1µA (max)
ESD > 2000V per MIL-STD-883, Method 3015; > 200V using
machine model (C = 200pF, R = 0)
V
CC
= 5V ±10%
Balanced Output Drivers:
– ±24mA (industrial)
– ±16mA (military)
Series current limiting resistors
Generate/Check, Check/Check modes
Open drain parity error allows wire-OR
Available in the following packages:
– Industrial: SSOP, TSSOP
– Military: CERPACK
DESCRIPTION:
The FCT162511T 16-bit registered/latched transceiver with parity is built
using advanced dual metal CMOS technology. This high-speed, low-power
transceiver combines D-type latches and D-type flip-flops to allow data flow in
transparent, latched, or clocked modes. The device has a parity generator/
checker in the A-to-B direction and a parity checker in the B-to-A direction. Error
checking is done at the byte level with separate parity bits for each byte. Separate
error flags exits for each direction with a single error flag indicating an error for
either byte in the A-to-B direction and a second error flag indicating an error for
either byte in the B-to-A direction. The parity error flags are open drain outputs
which can be tied together and/or tied with flags from other devices to form a single
error flag or interrupt. The parity error flags are enabled by the
OExx
control
pins allowing the designer to disable the error flag during combinational
transitions.
The control pins LEAB, CLKAB, and
OEAB
control operation in the A-to-B
direction while LEBA, CLKBA, and
OEBA
control the B-to-A direction.
GEN/
CHK is only for the selection of A-to-B operation. The B-to-A direction is always
in checking mode. The ODD/EVEN select is common between the two directions.
Except for the ODD/EVEN control, independent operation can be achieved
between the two directions by using the corresponding control lines.
FUNCTIONAL BLOCK DIAGRAM
LEAB
CLKAB
Data
16
Parity
GEN/CHK
Byte
Parity
Generator/
Checker
2
Latch/
Register
Parity, data
18
OEAB
B0-15
PB1,2
PERB
(Open Drain)
A0-15
PA1,2
ODD/EVEN
LEBA
CLKBA
Parity, data
18
OEBA
PERA
(Open Drain)
Latch/
Register
Byte
Parity
Checking
Parity, Data
18
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
MILITARY AND INDUSTRIAL TEMPERATURE RANGES
1
© 2009 Integrated Device Technology, Inc.
SEPTEMBER 2009
DSC-2916/4

74FCT162511ATPVG Related Products

74FCT162511ATPVG 74FCT162511CTPAG8 74FCT162511CTPVG8 74FCT162511CTPVG 74FCT162511ATPAG 74FCT162511ATPAG8 74FCT162511CTPAG
Description SSOP-56, Tube TSSOP-56, Reel SSOP-56, Reel SSOP-56, Tube TSSOP-56, Tube TSSOP-56, Reel TSSOP-56, Tube
Brand Name Integrated Device Technology Integrated Device Technology Integrated Device Technology Integrated Device Technology Integrated Device Technology Integrated Device Technology Integrated Device Technology
Is it lead-free? Lead free Lead free Lead free Lead free Lead free Lead free Lead free
Is it Rohs certified? conform to conform to conform to conform to conform to conform to conform to
Maker IDT (Integrated Device Technology) IDT (Integrated Device Technology) IDT (Integrated Device Technology) IDT (Integrated Device Technology) IDT (Integrated Device Technology) IDT (Integrated Device Technology) IDT (Integrated Device Technology)
Parts packaging code SSOP TSSOP SSOP SSOP TSSOP TSSOP TSSOP
package instruction SOP, SSOP56,.4 GREEN, TSSOP-56 SSOP-56 SOP, SSOP56,.4 SOP, TSSOP56,.3,20 GREEN, TSSOP-56 SOP, TSSOP56,.3,20
Contacts 56 56 56 56 56 56 56
Manufacturer packaging code PVG56 PAG56 PVG56 PVG56 PAG56 PAG56 PAG56
Reach Compliance Code compliant compliant compliant compliant compliant compliant compliant
ECCN code EAR99 EAR99 EAR99 EAR99 EAR99 EAR99 EAR99
Control type INDEPENDENT CONTROL INDEPENDENT CONTROL INDEPENDENT CONTROL INDEPENDENT CONTROL INDEPENDENT CONTROL INDEPENDENT CONTROL INDEPENDENT CONTROL
Counting direction BIDIRECTIONAL BIDIRECTIONAL BIDIRECTIONAL BIDIRECTIONAL BIDIRECTIONAL BIDIRECTIONAL BIDIRECTIONAL
series FCT FCT FCT FCT FCT FCT FCT
JESD-30 code R-PDSO-G56 R-PDSO-G56 R-PDSO-G56 R-PDSO-G56 R-PDSO-G56 R-PDSO-G56 R-PDSO-G56
JESD-609 code e3 e3 e3 e3 e3 e3 e3
length 18.415 mm 14 mm 18.415 mm 18.415 mm 14 mm 14 mm 14 mm
Logic integrated circuit type REGISTERED BUS TRANSCEIVER REGISTERED BUS TRANSCEIVER REGISTERED BUS TRANSCEIVER REGISTERED BUS TRANSCEIVER REGISTERED BUS TRANSCEIVER REGISTERED BUS TRANSCEIVER REGISTERED BUS TRANSCEIVER
MaximumI(ol) 0.064 A 0.064 A 0.064 A 0.064 A 0.064 A 0.064 A 0.064 A
Humidity sensitivity level 1 1 1 1 1 1 1
Number of digits 16 16 16 16 16 16 16
Number of functions 1 1 1 1 1 1 1
Number of ports 2 2 2 2 2 2 2
Number of terminals 56 56 56 56 56 56 56
Maximum operating temperature 85 °C 85 °C 85 °C 85 °C 85 °C 85 °C 85 °C
Minimum operating temperature -40 °C -40 °C -40 °C -40 °C -40 °C -40 °C -40 °C
Output characteristics 3-STATE 3-STATE 3-STATE WITH SERIES RESISTOR 3-STATE 3-STATE 3-STATE 3-STATE
Output polarity TRUE TRUE TRUE TRUE TRUE TRUE TRUE
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code SOP TSSOP SSOP SOP SOP TSSOP SOP
Encapsulate equivalent code SSOP56,.4 TSSOP56,.3,20 SSOP56,.4 SSOP56,.4 TSSOP56,.3,20 TSSOP56,.3,20 TSSOP56,.3,20
Package shape RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
Package form SMALL OUTLINE SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE, SHRINK PITCH SMALL OUTLINE SMALL OUTLINE SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE
method of packing TUBE TAPE AND REEL TAPE AND REEL TUBE TUBE TAPE AND REEL TUBE
Peak Reflow Temperature (Celsius) 260 260 260 260 260 260 260
power supply 5 V 5 V 5 V 5 V 5 V 5 V 5 V
Prop。Delay @ Nom-Sup 5 ns 4.2 ns 4.2 ns 4.2 ns 5 ns 5 ns 4.2 ns
propagation delay (tpd) 5.6 ns 5.3 ns 5.3 ns 5.3 ns 5.6 ns 5.6 ns 5.3 ns
Certification status Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
Maximum seat height 2.794 mm 1.1 mm 2.794 mm 2.794 mm 1.1 mm 1.1 mm 1.1 mm
Maximum supply voltage (Vsup) 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V
Minimum supply voltage (Vsup) 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V
Nominal supply voltage (Vsup) 5 V 5 V 5 V 5 V 5 V 5 V 5 V
surface mount YES YES YES YES YES YES YES
technology CMOS CMOS CMOS CMOS CMOS CMOS CMOS
Temperature level INDUSTRIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL
Terminal surface Matte Tin (Sn) - annealed Matte Tin (Sn) - annealed Matte Tin (Sn) - annealed Matte Tin (Sn) - annealed Matte Tin (Sn) - annealed Matte Tin (Sn) - annealed Matte Tin (Sn) - annealed
Terminal form GULL WING GULL WING GULL WING GULL WING GULL WING GULL WING GULL WING
Terminal pitch 0.635 mm 0.5 mm 0.635 mm 0.635 mm 0.5 mm 0.5 mm 0.5 mm
Terminal location DUAL DUAL DUAL DUAL DUAL DUAL DUAL
Maximum time at peak reflow temperature 30 30 30 30 30 30 30
translate N/A N/A N/A N/A N/A N/A N/A
Trigger type POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE
width 7.493 mm 6.1 mm 7.5 mm 7.493 mm 6.1 mm 6.1 mm 6.1 mm
How to derive the transfer function of the Debo integrator in 3.2 in circuit design based on operational amplifiers and analog integrated circuits
Could you please help me derive the transfer function of this integrator circuit? I have been deriving it for a long time but still can’t get the transfer function of the extreme point p=-(1-k)/RC?...
sunboy25 Analog electronics
【K210 Series】4. MicroPython is still not perfect
I wanted to wait for the official new version of the firmware to be released before posting this, because the current version is really difficult to use and lacks many important functions. However, it...
dcexpert MicroPython Open Source section
The Differences Between Leaded and Lead-free PCB Processes
In PCB production, the process is an extremely important link. The general processes include OSP, immersion gold, gold plating, tin spraying, etc. Among them, tin spraying is the most common process i...
zpcbdxjj PCB Design
BMS solutions for electric bicycles and electric motorcycles under the new national standard
According to the national standard management procedures, the mandatory national standard "Safety Technical Specifications for Electric Bicycles" (GB 17761-2018) revised by the Ministry of Industry an...
qwqwqw2088 Analogue and Mixed Signal
Recruiting analog layout design engineers, based in Shanghai Pudong
Recruitment position: Analog layout design engineer Job responsibilities: Independently complete analog circuit layout module design, chip integration, and back-end verification. Job requirements:More...
mgstanley Recruitment
How to convert 232/485 serial port into Ethernet signal
Many devices now use serial communication, especially in industrial automation, security monitoring and other projects. The biggest advantage of serial communication is convenience, plug-and-play, and...
蓝先生 Industrial Control Electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号