EEWORLDEEWORLDEEWORLD

Part Number

Search

72V261LA15TFIG8

Description
FIFO, 16KX9, 10ns, Synchronous, CMOS, PQFP64, SLIM, TQFP-64
Categorystorage    storage   
File Size305KB,27 Pages
ManufacturerIDT (Integrated Device Technology)
Environmental Compliance
Download Datasheet Parametric View All

72V261LA15TFIG8 Overview

FIFO, 16KX9, 10ns, Synchronous, CMOS, PQFP64, SLIM, TQFP-64

72V261LA15TFIG8 Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerIDT (Integrated Device Technology)
Parts packaging codeQFP
package instructionSLIM, TQFP-64
Contacts64
Reach Compliance Codecompliant
ECCN codeEAR99
Maximum access time10 ns
Other featuresRETRANSMIT; AUTO POWER DOWN
period time15 ns
JESD-30 codeS-PQFP-G64
JESD-609 codee3
length10 mm
memory density147456 bit
memory width9
Humidity sensitivity level3
Number of functions1
Number of terminals64
word count16384 words
character code16000
Operating modeSYNCHRONOUS
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
organize16KX9
ExportableYES
Package body materialPLASTIC/EPOXY
encapsulated codeLFQFP
Package shapeSQUARE
Package formFLATPACK, LOW PROFILE, FINE PITCH
Parallel/SerialPARALLEL
Peak Reflow Temperature (Celsius)260
Certification statusNot Qualified
Maximum seat height1.6 mm
Maximum supply voltage (Vsup)3.6 V
Minimum supply voltage (Vsup)3 V
Nominal supply voltage (Vsup)3.3 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceMATTE TIN
Terminal formGULL WING
Terminal pitch0.5 mm
Terminal locationQUAD
Maximum time at peak reflow temperature30
width10 mm
Base Number Matches1
3.3 VOLT CMOS SuperSync FIFO™
16,384 x 9
32,768 x 9
FEATURES:
IDT72V261LA
IDT72V271LA
Choose among the following memory organizations:
IDT72V261LA
16,384 x 9
IDT72V271LA
32,768 x 9
Pin-compatible with the IDT72V281/72V291 and IDT72V2101/
72V2111SuperSync FIFOs
Functionally compatible with the 5 Volt IDT72261/72271 family
10ns read/write cycle time (6.5ns access time)
Fixed, low first word data latency time
5V input tolerant
Auto power down minimizes standby power consumption
Master Reset clears entire FIFO
Partial Reset clears data, but retains programmable settings
Retransmit operation with fixed, low first word data
latency time
Empty, Full and Half-Full flags signal FIFO status
Programmable Almost-Empty and Almost-Full flags, each flag
can default to one of two preselected offsets
Program partial flags by either serial or parallel means
Select IDT Standard timing (using
EF
and
FF
flags) or First
Word Fall Through timing (using
OR
and
IR
flags)
Output enable puts data outputs into high impedance state
Easily expandable in depth and width
Independent Read and Write clocks (permit reading and writing
simultaneously)
Available in the 64-pin Thin Quad Flat Pack (TQFP) and the 64-
pin Slim Thin Quad Flat Pack (STQFP)
High-performance submicron CMOS technology
Industrial temperature range (–40°C to +85°C) is available
°
°
DESCRIPTION:
The IDT72V261LA/72V271LA are functionally compatible versions of
the IDT72261/72271 designed to run off a 3.3V supply for very low power
consumption. The IDT72V261LA/72V271LA are exceptionally deep, high
speed, CMOS First-In-First-Out (FIFO) memories with clocked read and
FUNCTIONAL BLOCK DIAGRAM
WEN
D
0
-D
8
WCLK
LD SEN
INPUT REGISTER
OFFSET REGISTER
FF/IR
PAF
EF/OR
PAE
HF
FWFT/SI
WRITE CONTROL
LOGIC
RAM ARRAY
16,384 x 9
32,768 x 9
FLAG
LOGIC
WRITE POINTER
READ POINTER
READ
CONTROL
LOGIC
OUTPUT REGISTER
MRS
PRS
RT
RESET
LOGIC
RCLK
REN
OE
Q
0
-Q
8
4673 drw 01
IDT and the IDT logo are registered trademarks of Integrated Device Technology, Inc. The SuperSync is a trademark of Integrated Device Technology, Inc.
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
1
2002 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice.
APRIL 2002
DSC-4673/2
Can UST_OTG1 be used with a USB flash drive?
A: When UST_OTG1 is not used to burn the system, can it be used directly by plugging in a USB flash drive? B: The EK140P baseboard of 6UL and 6ULL is not powered by OTG1, so it cannot be used as a HOS...
明远智睿Lan Industrial Control Electronics
Altium Designer 20.0.9.164
Altium Designer 20.0.9.164[hide] Baidu Cloud Disk: https://pan.baidu.com/s/1exQDkicQR-qoN2D4BMsOFw Password: 9j3w [/hide]...
dcexpert PCB Design
"Introduction to Arduino Interactive Design with Perfect Illustrations" - Getting Started with Microcontrollers from Scratch
"The Perfect Illustration of Arduino Interactive Design for Beginners" is mainly aimed at readers who have no electronic circuit foundation but are interested in microcontrollers, electronic circuits,...
arui1999 Download Centre
TI wM-Bus 169MHz RF Subsystem with Receiver for Smart Gas and Water Meters
A very low power ETSI Class 1 receiver capable RF subsystem for wM-Bus capable smart gas and water meters at 169 MHz. This design provides market leading blocking, selectivity and RX sensitivity figur...
Jacktang Wireless Connectivity
Delay calculation by cross-correlation method
# Calculate time delay using the cross-correlation method#### Assume that the known signal is a Chirp signal with a starting frequency of 250Hz and an ending frequency of 2000Hz, and the received sign...
bqgup Innovation Lab
i.MX6ULL Embedded Linux Development 4-Root File System Construction
[i=s]This post was last edited by DDZZ669 on 2021-8-8 17:47[/i]The previous articles introduced the transplantation of uboot and kernel . This article builds the root file system , which is the last s...
DDZZ669 ARM Technology

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号