74LVC125ADB datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> 74LVC125ADB

74LVC125ADB: DescriptionBuffers & Line Drivers 3.3V QUAD 3-S BUS DRIVER; Categorylogic logic; File Size117KB，16 Pages; ManufacturerNXP; Websitehttps://www.nxp.com; Environmental Compliance

Download Datasheet Parametric Compare View All

74LVC125ADB Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	74LVC125ADB	-	-	View	Buy Now

74LVC125ADB Overview

Buffers & Line Drivers 3.3V QUAD 3-S BUS DRIVER

74LVC125ADB Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	NXP
Parts packaging code	SSOP
package instruction	SSOP, SSOP14,.3
Contacts	14
Reach Compliance Code	unknown
Control type	ENABLE LOW
series	LVC/LCX/Z
JESD-30 code	R-PDSO-G14
JESD-609 code	e4
length	6.2 mm
Load capacitance (CL)	50 pF
Logic integrated circuit type	BUS DRIVER
MaximumI(ol)	0.024 A
Humidity sensitivity level	1
Number of digits	1
Number of functions	4
Number of ports	2
Number of terminals	14
Maximum operating temperature	125 °C
Minimum operating temperature	-40 °C
Output characteristics	3-STATE
Output polarity	TRUE
Package body material	PLASTIC/EPOXY
encapsulated code	SSOP
Encapsulate equivalent code	SSOP14,.3
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, SHRINK PITCH
method of packing	TUBE
Peak Reflow Temperature (Celsius)	260
power supply	3.3 V
Prop。Delay @ Nom-Sup	6 ns
propagation delay (tpd)	7 ns
Certification status	Not Qualified
Maximum seat height	2 mm
Maximum supply voltage (Vsup)	3.6 V
Minimum supply voltage (Vsup)	1.2 V
Nominal supply voltage (Vsup)	2.7 V
surface mount	YES
technology	CMOS
Temperature level	AUTOMOTIVE
Terminal surface	NICKEL PALLADIUM GOLD
Terminal form	GULL WING
Terminal pitch	0.65 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	30
width	5.3 mm

Preview

Download Datasheet

View All

74LVC125A

Quad buffer/line driver with 5 V tolerant input/outputs; 3-state

Rev. 7 — 11 April 2013

Product data sheet

1. General description

The 74LVC125A consists of four non-inverting buffers/line drivers with 3-state outputs

(nY) that are controlled by the output enable input (nOE). A HIGH at nOE causes the

outputs to assume a high-impedance OFF-state.

Inputs can be driven from either 3.3 V or 5 V devices. When disabled, up to 5.5 V can be

applied to the outputs.

2. Features and benefits



5 V tolerant inputs/outputs for interfacing with 5 V logic

Wide supply voltage range from 1.2 V to 3.6 V

CMOS low power consumption

Direct interface with TTL levels

Complies with JEDEC standard:



JESD8-7A (1.65 V to 1.95 V)



JESD8-5A (2.3 V to 2.7 V)



JESD8-C/JESD36 (2.7 V to 3.6 V)



ESD protection:



HBM JESD22-A114F exceeds 2000 V



MM JESD22-A115-B exceeds 200 V



CDM JESD22-C101E exceeds 1000 V



Multiple package options



Specified from

40 C

to +85

C

and

40 C

to +125

C

74LVC125ADB Related Products

	74LVC125ADB	74LVC125ABQ-G	74LVC125AD	74LVC125APW
Description	Buffers & Line Drivers 3.3V QUAD 3-S BUS DRIVER	Buffers u0026 Line Drivers QUAD BUFFR/LINE DRVR	Buffers u0026 Line Drivers 3.3V QUAD 3-S BUS DRIVER	Buffers & Line Drivers QUAD BUFF/DRVR 3ST 3.3V
Is it lead-free?	Lead free	-	Lead free	Lead free
Is it Rohs certified?	conform to	-	conform to	conform to
Maker	NXP	-	NXP	NXP
Parts packaging code	SSOP	-	SOIC	TSSOP
package instruction	SSOP, SSOP14,.3	-	SOP, SOP14,.25	4.40 MM, PLASTIC, MO-153, SOT-402-1, TSSOP-14
Contacts	14	-	14	14
Reach Compliance Code	unknown	-	unknown	unknown
Control type	ENABLE LOW	-	ENABLE LOW	ENABLE LOW
series	LVC/LCX/Z	-	LVC/LCX/Z	LVC/LCX/Z
JESD-30 code	R-PDSO-G14	-	R-PDSO-G14	R-PDSO-G14
JESD-609 code	e4	-	e4	e4
length	6.2 mm	-	8.65 mm	5 mm
Load capacitance (CL)	50 pF	-	50 pF	50 pF
Logic integrated circuit type	BUS DRIVER	-	BUS DRIVER	BUS DRIVER
MaximumI(ol)	0.024 A	-	0.024 A	0.024 A
Humidity sensitivity level	1	-	1	1
Number of digits	1	-	1	1
Number of functions	4	-	4	4
Number of ports	2	-	2	2
Number of terminals	14	-	14	14
Maximum operating temperature	125 °C	-	125 °C	125 °C
Minimum operating temperature	-40 °C	-	-40 °C	-40 °C
Output characteristics	3-STATE	-	3-STATE	3-STATE
Output polarity	TRUE	-	TRUE	TRUE
Package body material	PLASTIC/EPOXY	-	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	SSOP	-	SOP	TSSOP
Encapsulate equivalent code	SSOP14,.3	-	SOP14,.25	TSSOP14,.25
Package shape	RECTANGULAR	-	RECTANGULAR	RECTANGULAR
Package form	SMALL OUTLINE, SHRINK PITCH	-	SMALL OUTLINE	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
method of packing	TUBE	-	TUBE	TUBE
Peak Reflow Temperature (Celsius)	260	-	260	260
power supply	3.3 V	-	3.3 V	3.3 V
Prop。Delay @ Nom-Sup	6 ns	-	6 ns	6 ns
propagation delay (tpd)	7 ns	-	7 ns	7 ns
Certification status	Not Qualified	-	Not Qualified	Not Qualified
Maximum seat height	2 mm	-	1.75 mm	1.1 mm
Maximum supply voltage (Vsup)	3.6 V	-	3.6 V	3.6 V
Minimum supply voltage (Vsup)	1.2 V	-	1.2 V	1.2 V
Nominal supply voltage (Vsup)	2.7 V	-	2.7 V	2.7 V
surface mount	YES	-	YES	YES
technology	CMOS	-	CMOS	CMOS
Temperature level	AUTOMOTIVE	-	AUTOMOTIVE	AUTOMOTIVE
Terminal surface	NICKEL PALLADIUM GOLD	-	Nickel/Palladium/Gold (Ni/Pd/Au)	Nickel/Palladium/Gold (Ni/Pd/Au)
Terminal form	GULL WING	-	GULL WING	GULL WING
Terminal pitch	0.65 mm	-	1.27 mm	0.65 mm
Terminal location	DUAL	-	DUAL	DUAL
Maximum time at peak reflow temperature	30	-	30	30
width	5.3 mm	-	3.9 mm	4.4 mm

Recommended Resources

TA722P power amplifier circuit diagram

Monitoring temperature using window discriminator

Smet RL-175D storage cabinet type warm water dispenser circuit diagram

Long distance wireless intercom circuit diagram

Solid state recorder circuit

Rechargeable flashlight circuit one (4)

Using the Quartus II Timequest Timing Analyzer to Constrain and Analyze Designs: Using the Quartus II Timequest Timing Analyzer to Constrain and Analyze Designs...; 雷北城 EE_FPGA Learning Park

NV2+GW1N+STM32 infrared thermal imaging data display: [i=s]This post was last edited by littleshrimp on 2022-1-10 12:20[/i]In order to display the thermal imaging data on STM32, the last plan was to use GW1N to convert the parallel data of DS90C124 into ...; littleshrimp Domestic Chip Exchange

Newbie's question: amplifier input filtering: Can the GND in the red circle in the figure below be replaced with VCM2V5? What is the difference between doing so and connecting it to GND?...; littleshrimp Analog electronics

Stimulus — Formal requirements modeling and analysis tool: Stimulus is a product of Argosim, a French company. Its purpose is to verify the correctness of requirements through requirements modeling and analysis. The core concept of Stimulus is to use "natural...; hirainlily Automotive Electronics

PADS drawing board: PADS drawing board, what are the advantages of flat area compared to copper plating or copper pouring? What are the special requirements for making a flat area when copper plating or copper pouring ca...; QWE4562009 Integrated technical exchanges

Precautions for using LCD screen: The resolution of an LCD screen refers to the number of pixels displayed on a certain area of the LCD screen, which determines that the physical resolution of the LCD screen is fixed. LCD screens are ...; 罗姆液晶技术站 Integrated technical exchanges

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components