SNJ54AC00J datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> SNJ54AC00J

SNJ54AC00J: DescriptionQuadruple 2-Input Positive-NAND Gates 14-CDIP -55 to 125; Categorylogic logic; File Size1MB，21 Pages; ManufacturerTexas Instruments; Websitehttp://www.ti.com.cn/

Stay tuned Parametric Compare

SNJ54AC00J Overview

Quadruple 2-Input Positive-NAND Gates 14-CDIP -55 to 125

SNJ54AC00J Parametric

Parameter Name	Attribute value
Brand Name	Texas Instruments
Parts packaging code	DIP
package instruction	DIP, DIP14,.3
Contacts	14
Reach Compliance Code	not_compliant
ECCN code	EAR99
series	AC
JESD-30 code	R-GDIP-T14
length	19.56 mm
Load capacitance (CL)	50 pF
Logic integrated circuit type	NAND GATE
MaximumI(ol)	0.024 A
Number of functions	4
Number of entries	2
Number of terminals	14
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package body material	CERAMIC, GLASS-SEALED
encapsulated code	DIP
Encapsulate equivalent code	DIP14,.3
Package shape	RECTANGULAR
Package form	IN-LINE
method of packing	TUBE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	3.3/5 V
Maximum supply current (ICC)	0.04 mA
Prop。Delay @ Nom-Sup	11 ns
propagation delay (tpd)	11 ns
Certification status	Not Qualified
Schmitt trigger	NO
Filter level	MIL-PRF-38535
Maximum seat height	5.08 mm
Maximum supply voltage (Vsup)	6 V
Minimum supply voltage (Vsup)	2 V
Nominal supply voltage (Vsup)	3.3 V
surface mount	NO
technology	CMOS
Temperature level	MILITARY
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
width	6.67 mm
Base Number Matches	1

SNJ54AC00J Related Products

	SNJ54AC00J	5962-87549012A	5962-8754901CA	5962-8754901DA	SNJ54AC00FK	SNJ54AC00W	SN74AC00	SN54AC00
Description	Quadruple 2-Input Positive-NAND Gates 14-CDIP -55 to 125	Quadruple 2-Input Positive-NAND Gates 20-LCCC -55 to 125	Quadruple 2-Input Positive-NAND Gates 14-CDIP -55 to 125	Quadruple 2-Input Positive-NAND Gates 14-CFP -55 to 125	Quadruple 2-Input Positive-NAND Gates 20-LCCC -55 to 125	Quadruple 2-Input Positive-NAND Gates 14-CFP -55 to 125	SN74AC00 Quadruple 2-Input Positive-NAND Gates	SN54AC00 Quadruple 2-Input Positive-NAND Gates
Brand Name	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments	-	-
Parts packaging code	DIP	QLCC	DIP	DFP	QLCC	DFP	-	-
package instruction	DIP, DIP14,.3	QCCN, LCC20,.35SQ	DIP, DIP14,.3	DFP, FL14,.3	QCCN, LCC20,.35SQ	QFF, FL14,.3	-	-
Contacts	14	20	14	14	20	14	-	-
Reach Compliance Code	not_compliant	not_compliant	not_compliant	not_compliant	not_compliant	not_compliant	-	-
ECCN code	EAR99	EAR99	EAR99	EAR99	EAR99	-	-	-
series	AC	AC	AC	AC	AC	AC	-	-
JESD-30 code	R-GDIP-T14	S-CQCC-N20	R-GDIP-T14	R-GDFP-F14	S-CQCC-N20	R-CDFP-F14	-	-
length	19.56 mm	8.89 mm	19.56 mm	9.21 mm	8.89 mm	9.21 mm	-	-
Load capacitance (CL)	50 pF	50 pF	50 pF	50 pF	50 pF	50 pF	-	-
Logic integrated circuit type	NAND GATE	NAND GATE	NAND GATE	NAND GATE	NAND GATE	NAND GATE	-	-
MaximumI(ol)	0.024 A	0.024 A	0.024 A	0.024 A	0.024 A	0.024 A	-	-
Number of functions	4	4	4	4	4	4	-	-
Number of entries	2	2	2	2	2	2	-	-
Number of terminals	14	20	14	14	20	14	-	-
Maximum operating temperature	125 °C	125 °C	125 °C	125 °C	125 °C	125 °C	-	-
Minimum operating temperature	-55 °C	-55 °C	-55 °C	-55 °C	-55 °C	-55 °C	-	-
Package body material	CERAMIC, GLASS-SEALED	CERAMIC, METAL-SEALED COFIRED	CERAMIC, GLASS-SEALED	CERAMIC, GLASS-SEALED	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED	-	-
encapsulated code	DIP	QCCN	DIP	DFP	QCCN	QFF	-	-
Encapsulate equivalent code	DIP14,.3	LCC20,.35SQ	DIP14,.3	FL14,.3	LCC20,.35SQ	FL14,.3	-	-
Package shape	RECTANGULAR	SQUARE	RECTANGULAR	RECTANGULAR	SQUARE	RECTANGULAR	-	-
Package form	IN-LINE	CHIP CARRIER	IN-LINE	FLATPACK	CHIP CARRIER	FLATPACK	-	-
method of packing	TUBE	TUBE	TUBE	TUBE	TUBE	TUBE	-	-
Peak Reflow Temperature (Celsius)	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	-	-
power supply	3.3/5 V	3.3/5 V	3.3/5 V	3.3/5 V	3.3/5 V	3.3/5 V	-	-
Maximum supply current (ICC)	0.04 mA	0.04 mA	0.04 mA	0.04 mA	0.04 mA	0.04 mA	-	-
Prop。Delay @ Nom-Sup	11 ns	11 ns	11 ns	11 ns	11 ns	11 ns	-	-
propagation delay (tpd)	11 ns	11 ns	11 ns	11 ns	11 ns	11 ns	-	-
Certification status	Not Qualified	Qualified	Qualified	Qualified	Not Qualified	Not Qualified	-	-
Schmitt trigger	NO	NO	NO	NO	NO	NO	-	-
Filter level	MIL-PRF-38535	MIL-STD-883	MIL-STD-883	MIL-STD-883	MIL-PRF-38535	MIL-PRF-38535	-	-
Maximum seat height	5.08 mm	2.03 mm	5.08 mm	2.03 mm	2.03 mm	2.03 mm	-	-
Maximum supply voltage (Vsup)	6 V	6 V	6 V	6 V	6 V	6 V	-	-
Minimum supply voltage (Vsup)	2 V	2 V	2 V	2 V	2 V	2 V	-	-
Nominal supply voltage (Vsup)	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V	-	-
surface mount	NO	YES	NO	YES	YES	YES	-	-
technology	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	-	-
Temperature level	MILITARY	MILITARY	MILITARY	MILITARY	MILITARY	MILITARY	-	-
Terminal form	THROUGH-HOLE	NO LEAD	THROUGH-HOLE	FLAT	NO LEAD	FLAT	-	-
Terminal pitch	2.54 mm	1.27 mm	2.54 mm	1.27 mm	1.27 mm	1.27 mm	-	-
Terminal location	DUAL	QUAD	DUAL	DUAL	QUAD	DUAL	-	-
Maximum time at peak reflow temperature	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	-	-
width	6.67 mm	8.89 mm	6.67 mm	5.97 mm	8.89 mm	6.285 mm	-	-
Factory Lead Time	-	6 weeks	1 week	26 weeks	1 week	1 week	-	-

Recommended Resources

Low voltage blocking overcurrent protection circuit

LV1010 internal schematic block diagram

MAX619 typical application circuit diagram

Control circuit

Piezoelectric accelerometer circuit for impact detection

DMA delay driver circuit

Fundamentals of Digital Logic with Verilog Design 3rd Edition: Basic digital logic circuits, all in English. Although it’s a bit old, it’s really the basics. . . . . You can download it if you need it~~~...; kk2009 EE_FPGA Learning Park

Top 10 Power Conversion and Power Management Chips in the First Quarter of 2006: Top 10 Power Conversion and Power Management Chips in the First Quarter of 2006Maxwell's new supercapacitor modules are suitable for heavy-duty applications Editor's recommendation : Maxwell Technolog...; 1234 Power technology

[2022 Digi-Key Innovation Design Competition] Material Unboxing STM32H745I-DISCO: I waited for 2 weeks after placing the order, and finally got it today. Here is a record of the unboxing 1. Unboxing The package I received was a bit big, but the packaging was good.Take out the devel...; TL-LED DigiKey Technology Zone

Can the USB to serial port name recognized by the computer be changed?: I need to debug the 4G module, monitor AT command data, and also monitor GPS data. I have multiple USB to TTL tools plugged into my computer, and I often make mistakes. Is there any way to modify the ...; 电子小强强 Innovation Lab

Interpretation of Mobile DreamNet charges for SMS, MMS and mobile Internet access: Interpretation of Mobile Dream Network charges for SMS, MMS, and mobile Internet access China Mobile's current Mobile Dream Network services mainly include SMS, MMS, MO mobile Internet access, PDA sma...; bob RF/Wirelessly

How to set up a digital oscilloscope to observe eye diagrams without eye diagram analysis software: The eye diagram is a series of digital signals accumulated and displayed on an oscilloscope. It contains a wealth of information. The influence of inter-symbol crosstalk and noise can be observed from...; Micsig麦科信 Test/Measurement

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components