LNBK13 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > LNBK13

Preview

LNBK13: DescriptionLNB SUPPLY AND CONTROL VOLTAGE REGULATOR PARALLEL INTERFACE; File Size522KB，25 Pages; ManufacturerSTMicroelectronics; Websitehttp://www.st.com/

Download Datasheet View All

LNBK13 Overview

LNB SUPPLY AND CONTROL VOLTAGE REGULATOR PARALLEL INTERFACE

Preview

Download Datasheet

View All

LNBK20

LNB supply and control voltage regulator (parallel interface)

Feature summary

■

Complete interface for two LNBs remote supply

and control

LNB selection and stand-by function

Built-in tone oscillator factory trimmed at

22KHz

Fast oscillator start-up facilitates DiSEqC

encoding

Two supply inputs for lowest dissipation

Bypass function for slave operation

LNB short circuit protection and diagnostic

Auxiliary modulation input extends flexibility

Cable length compensation

Internal over temperature protection

Backward current protection

PowerSO-20

■

Description

Intended for analog and digital satellite receivers,

the LNBK is a monolithic linear voltage regulator,

assembled in PowerSO-20 and SO-20,

specifically designed to provide the powering

voltages and the interfacing signals to the LNB

downconverter situated in the antenna

-O

via the coaxial cable. It has the same functionality

of the LNBP1X and LNBP20 series, at a reduced

output current capability. Since most satellite

receivers have two antenna ports, the output

voltage of the regulator is available at one of two

logic-selectable output pins (LNBA, LNBB). When

the IC is powered and put in Stand-by (EN pin

LOW), both regulator outputs are disabled to

allow the antenna downconverters to be

supplied/controlled by others satellite receivers

sharing the same coaxial lines. In this occurrence

the device will limit at 3 mA (max) the backward

current that could flow from LNBA and LNBB

output pins to GND. (See continuous description).

SO-20

Order code

Packages

Part number

PowerSO-20

LNBK20

February 2007

LNBK20PD-TR

Rev. 8

SO-20

LNBK20D2-TR

Tape & Reel

1/25

www.st.com

Packaging

LNBK20

Description (continued)

For slave operation in single dish, dual receiver systems, the bypass function is

implemented by an electronic switch between the Master Input pin (MI) and the LNBA pin,

thus leaving all LNB powering and control functions to the Master Receiver. This electronic

switch is closed when the device is powered and EN pin is LOW.

The regulator outputs can be logic controlled to be 13 or 18 V (typ.) by mean of the VSEL

pin for remote controlling of LNBs. Additionally, it is possible to increment by 1V (typ.) the

selected voltage value to compensate the excess voltage drop along the coaxial cable (LLC

pin HIGH).

In order to reduce the power dissipation of the device when the lowest output voltage is

selected, the regulator has two Supply Input pins V

CC1

and V

CC2

. They must be powered

respectively at 16V (min) and 23V (min), and an internal switch automatically will select the

suitable supply pin according to the selected output voltage. If adequate heatsink is

provided and higher power losses are acceptable, both supply pins can be powered by the

same 23V source without affecting any other circuit performance.

The ENT (Tone Enable) pin activates the internal oscillator so that the DC output is

modulated by a ±0.3 V, 22KHz (typ.) square wave. This internal oscillator is factory trimmed

within a tolerance of ±2KHz, thus no further adjustments neither external components are

required.

A burst coding of the 22KHz tone can be accomplished thanks to the fast response of the

ENT input and the prompt oscillator start-up. This helps designers who want to implement

the DiSEqC

protocols

(a)

In order to improve design flexibility and to allow implementation of newcoming LNB remote

control standards, an analogic modulation input pin is available (EXTM). An appropriate DC

blocking capacitor must be used to couple the modulating signal source to the EXTM pin.

When external modulation is not used, the relevant pin can be left open.

Two pins are dedicated to the overcurrent protection/monitoring: CEXT and OLF. The

overcurrent protection circuit works dynamically: as soon as an overload is detected in

either LNB output, the output is shut-down for a time T

off

determined by the capacitor

connected between CEXT and GND. Simultaneously the OLF pin, that is an open collector

diagnostic output flag, from HIGH IMPEDANCE state goes LOW.

After the time has elapsed, the output is resumed for a time t

=1/15t

off

(typ.) and OLF goes

in HIGH IMPEDANCE. If the overload is still present, the protection circuit will cycle again

through t

off

and t

until the overload is removed. Typical t

off

value is 1200ms when a

4.7µF external capacitor is used.

This dynamic operation can greatly reduce the power dissipation in short circuit condition,

still ensuring excellent power-on start up even with highly capacitive loads on LNB outputs.

The device is packaged in PowerSO-20 for surface mounting. When a limited functionality in

a smaller package matches design needs, a range of cost-effective PowerSO-10 solutions is

also offered. All versions have built-in thermal protection against overheating damage.

-O

a. External components are needed to comply to level 2.x and above (bidirectional) DiSEqC

bus hardware

requirements. DiSEqC

is a trademark or EUTELSAT.

3/25

Recommended Resources

Ignite fluorescent lamp circuit at low temperature and low pressure

YH01 lighting control application specific integrated circuit

High quality field effect tube regulator circuit diagram

Universal triangle wave generator circuit diagram

Using HA1144 as a black and white TV intermediate amplifier circuit

TDA1170N power amplifier circuit

AT32F425-Evaluation Report-Create Your Own Empty Project 02: Brief descriptionThis series is based on the evaluation report of the Ateli-AT32F425R8T7-7 development boardCreate a new empty project Why do this? As shown in the figure below, the official routines,...; 维尔瓦 Domestic Chip Exchange

Does anyone have the IPM driver board?: [i=s]This post was last edited by speed_moto on 2020-6-17 18:14[/i]Support PWM input drive, support hall encoder interface, thank you!It would be better if it supports AP and ADCPayment Purchase QQ: 3...; speed_moto Motor Drive Control（Motor Control）

Oximeter Principle: Principle of blood oximeter-----Heart rate is obtained by injecting green light into the skin, PPG is obtained, and heart rate is obtained through algorithms. Blood oxygen is two light sources, IR and...; QWE4562009 Test/Measurement

Those sneaky tech giants: [align=left][size=4]Reposted from: JD Dog Factory Gossip[/size][/align][size=4][color=rgb(51, 51, 51)][font=Arial, "][align=left][color=rgb(51, 51, 51)][font=Arial, "]Speaking of the world's famous te...; eric_wang DIY/Open Source Hardware

Playing with Zynq Serial 26 - Functional Simulation of PL in Vivado: 1 Simulation Verification OverviewSimulation testing is an essential step in the FPGA design process. Especially today, as the scale and design complexity of FPGAs continue to increase, the easy work ...; ove学习使我快乐 FPGA/CPLD

EMC testing of Bluetooth electronic products powered by lithium batteries: ...; QWE4562009 Test/Measurement

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components