EEWORLDEEWORLDEEWORLD

Part Number

Search

M5-512/74-15HI

Description
EE PLD, 7.5 ns, PQFP100
Categorysemiconductor    Programmable logic devices   
File Size536KB,47 Pages
ManufacturerLattice
Websitehttp://www.latticesemi.com
Download Datasheet Parametric View All

M5-512/74-15HI Overview

EE PLD, 7.5 ns, PQFP100

M5-512/74-15HI Parametric

Parameter NameAttribute value
Number of input and output buses74
Number of terminals100
Minimum operating temperature0.0 Cel
Maximum operating temperature70 Cel
stateTransferred
Programmable logic typeEE PLD
clock_frequency_max71.4 MHz
in_system_programmableYES
jesd_30_codeS-PQFP-G100
jtag_bsYES
Dedicated input quantity0.0
umber_of_macro_cells128
organize0 DEDICATED INPUTS, 74 I/O
Output functionMACROCELL
Packaging MaterialsPLASTIC/EPOXY
ckage_codeQFP
ckage_equivalence_codeQFP100,.63SQ,20
packaging shapeSQUARE
Package SizeFLATPACK
wer_supplies3.3
gation_delay7.5 ns
qualification_statusCOMMERCIAL
sub_categoryProgrammable Logic Devices
Rated supply voltage3.3 V
Minimum supply voltage3 V
Maximum supply voltage3.6 V
surface mountYES
CraftsmanshipCMOS
Temperature levelCOMMERCIAL
Terminal formGULL WING
Terminal spacing0.5000 mm
Terminal locationQUAD
dditional_feature128 MACROCELLS
MACH 5 CPLD Family
Fifth Generation MACH Architecture
FEATURES
x
High logic densities and I/Os for increased logic integration
x
x
x
x
x
x
x
— 128 to 512 macrocell densities
— 68 to 256 I/Os
Wide selection of density and I/O combinations to support most application needs
— 6 macrocell density options
— 7 I/O options
— Up to 4 I/O options per macrocell density
— Up to 5 density & I/O options for each package
Performance features to fit system needs
— 5.5 ns t
PD
Commercial, 7.5 ns t
PD
Industrial
— 182 MHz f
CNT
— Four programmable power/speed settings per block
Flexible architecture facilitates logic design
— Multiple levels of switch matrices allow for performance-based routing
— 100% routability and pin-out retention
— Synchronous and asynchronous clocking, including dual-edge clocking
— Asynchronous product- or sum-term set or reset
— 16 to 64 output enables
— Functions of up to 32 product terms
Advanced capabilities for easy system integration
— 3.3-V & 5-V JEDEC-compliant operations
— IEEE 1149.1 compliant for boundary scan testing
— 3.3-V & 5-V in-system programmable via IEEE 1149.1 Boundary Scan Test Access Por
— PCI compliant (-5/-6/-7/-10/-12 speed grades)
— Safe for mixed supply voltage system design
— Bus-Friendly™ Inputs & I/Os
— Individual output slew rate control
— Hot socketing
— Programmable security bit
Advanced E
2
CMOS process provides high performance, cost effective solutions
Supported by ispDesignEXPERT™ software for rapid logic development
— Supports HDL design methodologies with results optimized for MACH 5 devices
— Flexibility to adapt to user requirements
— Software partnerships that ensure customer success
Lattice and Third-party hardware programming support
— LatticePRO™ software for in-system programmability support on PCs and Automat
Equipment
— Programming support on all major programmers including Data I/O, BP Microsystem
and System General
Publication#
20446
Amendment/
0
Rev:
I
Issue Date:
September 2000
Qorvo Wins Prestigious GTI Award for RF FUSION 5G Chipset Solution
Qorvo's RF Fusion 5G chipset wins the 2020 GTI Mobile Innovation Breakthrough Award. This award recognizes Qorvo's breakthrough innovation in 5G chipsets; it pioneered the combination of compact, high...
alan000345 RF/Wirelessly
What diode is in this position?
In a voltage sampling circuit (should detect the voltage level) in the Baigla servo driver, the diode (LL-34 package without label) breaks down and shorts. I don't know what type of diode it is. The c...
cgu Discrete Device
FAQ_ S2LP FEC Rules
Author: Joshua Zhu, ST engineer Click to download the pdf document:Keywords: S2-LP, sub 1GHZProblem: Customers use S2-lp to develop their products. Now they can enable FEC to communicate between two S...
nmg ST - Low Power RF
TI CC2640R2F SDK structure and some concept analysis
1. OverviewCC2640R2F is a BLE single SOC solution. TI's SDK divides the project into two parts: application program (APP) and protocol stack (Stack).2. Protocol stackThe protocol stack includes: host ...
Jacktang Wireless Connectivity
The difference between POR and PUC in MSP430 MCU
[size=4]What is the difference between the POR signal and the PUC signal in the MSP430F149 microcontroller? What operations does the microcontroller perform after detecting these two signals? Thank yo...
Aguilera Microcontroller MCU
Floating-point C2000 chip calculation skills and points for attention
[size=4]The precision of floating point numbers is determined by the number of digits in the mantissa. Most numbers will have errors when expressed as floating point numbers. These errors are small an...
灞波儿奔 DSP and ARM Processors

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号