CY74FCT16374CTPVCT datasheet, PDF

CY74FCT16374CTPVCT: DescriptionBus Driver, FCT Series, 2-Func, 8-Bit, True Output, CMOS, PDSO48, 0.300 INCH, SSOP-48; Categorylogic logic; File Size257KB，4 Pages; ManufacturerCypress Semiconductor

Download Datasheet Parametric View All

CY74FCT16374CTPVCT Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	CY74FCT16374CTPVCT	-	-	View	Buy Now

Bus Driver, FCT Series, 2-Func, 8-Bit, True Output, CMOS, PDSO48, 0.300 INCH, SSOP-48

Parameter Name	Attribute value
Maker	Cypress Semiconductor
Parts packaging code	SSOP
package instruction	SSOP,
Contacts	48
Reach Compliance Code	unknown
series	FCT
JESD-30 code	R-PDSO-G48
length	15.875 mm
Load capacitance (CL)	50 pF
Logic integrated circuit type	BUS DRIVER
Number of digits	8
Number of functions	2
Number of ports	2
Number of terminals	48
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Output characteristics	3-STATE
Output polarity	TRUE
Package body material	PLASTIC/EPOXY
encapsulated code	SSOP
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, SHRINK PITCH
propagation delay (tpd)	5.2 ns
Certification status	Not Qualified
Maximum seat height	2.794 mm
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal form	GULL WING
Terminal pitch	0.635 mm
Terminal location	DUAL
width	7.5 mm
Base Number Matches	1

Products + DC brushless motor control + drive kit: I have bought many development board kits. I like to tinker with them and all kinds of interesting things. This should be the most expensive development board I have ever bought. My heart is so excite...; Huhu_糊糊 Special Edition for Assessment Centres

Due to the epidemic, you are under home quarantine. Has your salary been reduced?: Let's talk about staying at home during the epidemic. Has your salary been reduced?...; hery Talking

ARM9-compatible soft-core processor design: based on FPGA: "ARM9-Compatible Soft-Core Processor Design: Based on FPGA" introduces how to use the hardware description language Verilog for FPGA design. By reading this book, readers can design a 32-bit RISC arch...; arui1999 Download Centre

5G era promotes PCB development in multiple fields: Since 2019, Henan, Beijing, Chengdu, Shenzhen, Jiangxi, Chongqing and other places have introduced action plans or planning schemes to support the implementation of the 5G industry, and the 5G commerc...; 就某个水呀 PCB Design

What is the principle of keyless entry for cars?: The car key is very small, and there should be a button battery inside as a power source. The information on the Internet says that RFID technology is used. Is the car key a receiver? I think it is mo...; wangerxian RF/Wirelessly

What does OVRD_ALERT in BQ76940 OVRD_ALERT mean?: When the ALERT pin is externally forced high while low, the device recognizes this as an OVRD_ALERT fault and sets the [OVRD_ALERT] bit. This triggers the automatic disabling of the CHG andDSG FET dri...; alan000345 Microcontroller MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components