FUJITSU SEMICONDUCTOR
DATA SHEET
DS05-20846-4E
FLASH MEMORY
CMOS
16M (2M
×
8/1M
×
16) BIT
MBM29LV160T
-80/-90/-12
/MBM29LV160B
-80/-90/-12
s
FEATURES
• Single 3.0 V read, program and erase
Minimizes system level power requirements
• Compatible with JEDEC-standard commands
Uses same software commands as E
2
PROMs
• Compatible with JEDEC-standard world-wide pinouts
48-pin TSOP (I) (Package suffix: PFTN-Normal Bend Type, PFTR-Reversed Bend Type)
46-pin SON (Package suffix: PN)
48-pin CSOP (Package suffix: PCV)
48-ball FBGA (Package suffix: PBT)
• Minimum 100,000 program/erase cycles
• High performance
80 ns maximum access time
• Sector erase architecture
One 8K word, two 4K words, one 16K word, and thirty-one 32K words sectors in word mode
One 16K byte, two 8K bytes, one 32K byte, and thirty-one 64K bytes sectors in byte mode
Any combination of sectors can be concurrently erased. Also supports full chip erase
• Boot Code Sector Architecture
T = Top sector
B = Bottom sector
• Embedded Erase
TM
Algorithms
Automatically pre-programs and erases the chip or any sector
• Embedded program
TM
Algorithms
Automatically programs and verifies data at specified address
• Data Polling and Toggle Bit feature for detection of program or erase cycle completion
• Ready/Busy output (RY/BY)
Hardware method for detection of program or erase cycle completion
• Automatic sleep mode
When addresses remain stable, automatically switches themselves to low power mode
• Low V
CC
write inhibit
≤
2.5 V
(Continued)
Embedded Erase
TM
and Embedded Program
TM
are trademarks of Advanced Micro Devices, Inc.
MBM29LV160T
-80/-90/-12
/MBM29LV160B
-80/-90/-12
s
GENERAL DESCRIPTION
The MBM29LV160T/B is a 16M-bit, 3.0 V-only Flash memory organized as 2M bytes of 8 bits each or 1M words
of 16 bits each. The MBM29LV160T/B is offered in a 48-pin TSOP (I), 46-pin SON, 48-pin CSOP and 48-ball
FBGA packages. The device is designed to be programmed in-system with the standard system 3.0 V V
CC
supply.
12.0 V V
PP
and 5.0 V V
CC
are not required for write or erase operations. The device can also be reprogrammed
in standard EPROM programmers.
The standard MBM29LV160T/B offers access times of 80 ns and 120 ns, allowing operation of high-speed
microprocessors without wait states. To eliminate bus contention the device has separate chip enable (CE), write
enable (WE), and output enable (OE) controls.
The MBM29LV160T/B is pin and command set compatible with JEDEC standard E
2
PROMs. Commands are
written to the command register using standard microprocessor write timings. Register contents serve as input
to an internal state-machine which controls the erase and programming circuitry. Write cycles also internally
latch addresses and data needed for the programming and erase operations. Reading data out of the device is
similar to reading from 5.0 V and 12.0 V Flash or EPROM devices.
The MBM29LV160T/B is programmed by executing the program command sequence. This will invoke the
Embedded Program Algorithm which is an internal algorithm that automatically times the program pulse widths
and verifies proper cell margins. Typically, each sector can be programmed and verified in about 0.5 seconds.
Erase is accomplished by executing the erase command sequence. This will invoke the Embedded Erase
Algorithm which is an internal algorithm that automatically preprograms the array if it is not already programmed
before executing the erase operation. During erase, the device automatically times the erase pulse widths and
verifies proper cell margins.
Any individual sector is typically erased and verified in 1.0 second. (If already preprogrammed.)
The device also features a sector erase architecture. The sector mode allows each sector to be erased and
reprogrammed without affecting other sectors. The MBM29LV160T/B is erased when shipped from the factory.
The device features single 3.0 V power supply operation for both read and write functions. Internally generated
and regulated voltages are provided for the program and erase operations. A low V
CC
detector automatically
inhibits write operations on the loss of power. The end of program or erase is detected by Data Polling of DQ
7
,
by the Toggle Bit feature on DQ
6
, or the RY/BY output pin. Once the end of a program or erase cycle has been
comleted, the device internally resets to the read mode.
The MBM29LV160T/B also has a hardware RESET pin. When this pin is driven low, execution of any Embedded
Program Algorithm or Embedded Erase Algorithm is terminated. The internal state machine is then reset to the
read mode. The RESET pin may be tied to the system reset circuitry. Therefore, if a system reset occurs during
the Embedded Program Algorithm or Embedded Erase Algorithm, the device is automatically reset to the read
mode and will have erroneous data stored in the address locations being programmed or erased. These locations
need re-writing after the Reset. Resetting the device enables the system’s microprocessor to read the boot-up
firmware from the Flash memory.
Fujitsu’s Flash technology combines years of Flash memory manufacturing experience to produce the highest
levels of quality, reliability, and cost effectiveness. The MBM29LV160T/B memory electrically erases all bits within
a sector simultaneously via Fowler-Nordhiem tunneling. The bytes/words are programmed one byte/word at a
time using the EPROM programming mechanism of hot electron injection.
3
MBM29LV160T
-80/-90/-12
/MBM29LV160B
-80/-90/-12
s
FLEXIBLE SECTOR-ERASE ARCHITECTURE
•
•
•
•
One 8K word, two 4K words, one 16K word, and thirty-one 32K words sectors in word mode.
One 16K byte, two 8K bytes, one 32K byte, and thirty-one 64K bytes sectors in byte mode.
Individual-sector, multiple-sector, or bulk-erase capability.
Individual or multiple-sector protection is user definable.
Sector
SA0
SA1
SA2
SA3
SA4
SA5
SA6
SA7
SA8
SA9
SA10
SA11
SA12
SA13
SA14
SA15
SA16
SA17
SA18
SA19
SA20
SA21
SA22
SA23
SA24
SA25
SA26
SA27
SA28
SA29
SA30
SA31
SA32
SA33
SA34
Sector Size
64 Kbytes or 32 Kwords
64 Kbytes or 32 Kwords
64 Kbytes or 32 Kwords
64 Kbytes or 32 Kwords
64 Kbytes or 32 Kwords
64 Kbytes or 32 Kwords
64 Kbytes or 32 Kwords
64 Kbytes or 32 Kwords
64 Kbytes or 32 Kwords
64 Kbytes or 32 Kwords
64 Kbytes or 32 Kwords
64 Kbytes or 32 Kwords
64 Kbytes or 32 Kwords
64 Kbytes or 32 Kwords
64 Kbytes or 32 Kwords
64 Kbytes or 32 Kwords
64 Kbytes or 32 Kwords
64 Kbytes or 32 Kwords
64 Kbytes or 32 Kwords
64 Kbytes or 32 Kwords
64 Kbytes or 32 Kwords
64 Kbytes or 32 Kwords
64 Kbytes or 32 Kwords
64 Kbytes or 32 Kwords
64 Kbytes or 32 Kwords
64 Kbytes or 32 Kwords
64 Kbytes or 32 Kwords
64 Kbytes or 32 Kwords
64 Kbytes or 32 Kwords
64 Kbytes or 32 Kwords
64 Kbytes or 32 Kwords
32 Kbytes or 16 Kwords
8 Kbytes or 4 Kwords
8 Kbytes or 4 Kwords
16 Kbytes or 8 Kwords
(× 8) Address Range
00000H to 0FFFFH
10000H to 1FFFFH
20000H to 2FFFFH
30000H to 3FFFFH
40000H to 4FFFFH
50000H to 5FFFFH
60000H to 6FFFFH
70000H to 7FFFFH
80000H to 8FFFFH
90000H to 9FFFFH
A0000H to AFFFFH
B0000H to BFFFFH
C0000H to CFFFFH
D0000H to DFFFFH
E0000H to EFFFFH
F0000H to FFFFFH
100000H to 10FFFFH
110000H to 11FFFFH
120000H to 12FFFFH
130000H to 13FFFFH
140000H to 14FFFFH
150000H to 15FFFFH
160000H to 16FFFFH
170000H to 17FFFFH
180000H to 18FFFFH
190000H to 19FFFFH
1A0000H to 1AFFFFH
1B0000H to 1BFFFFH
1C0000H to 1CFFFFH
1D0000H to 1DFFFFH
1E0000H to 1EFFFFH
1F0000H to 1F7FFFH
1F8000H to 1F9FFFH
1FA000H to 1FBFFFH
1FC000H to 1FFFFFH
(× 16) Address Range
00000H to 07FFFH
08000H to 0FFFFH
10000H to 17FFFH
18000H to 1FFFFH
20000H to 27FFFH
28000H to 2FFFFH
30000H to 37FFFH
38000H to 3FFFFH
40000H to 47FFFH
48000H to 4FFFFH
50000H to 57FFFH
58000H to 5FFFFH
60000H to 67FFFH
68000H to 6FFFFH
70000H to 77FFFH
78000H to 7FFFFH
80000H to 87FFFH
88000H to 8FFFFH
90000H to 97FFFH
98000H to 9FFFFH
A0000H to A7FFFH
A8000H to AFFFFH
B0000H to B7FFFH
B8000H to BFFFFH
C0000H to C7FFFH
C8000H to CFFFFH
D0000H to D7FFFH
D8000H to DFFFFH
E0000H to E7FFFH
E8000H to EFFFFH
F0000H to F7FFFH
F8000H to FBFFFH
FC000H to FCFFFH
FD000H to FDFFFH
FE000H to FFFFFH
MBM29LV160T Top Boot Sector Architecture
4